參數(shù)資料
型號(hào): IS61SP6464
廠商: Integrated Silicon Solution, Inc.
英文描述: 64K x 64 SYNCHRONOUS PIPELINE STATIC RAM
中文描述: 64K的× 64 SYNCHRONOU擰管道靜態(tài)RAM
文件頁(yè)數(shù): 1/19頁(yè)
文件大?。?/td> 130K
代理商: IS61SP6464
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. C
01/14/04
1
IS61SP6464
ISSI
Copyright 2004 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time
without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to
obtain the latest version of this device specification before relying on any published information and before placing orders for products.
FEATURES
Fast access time:
– 117, 100 MHz
Internal self-timed write cycle
Individual Byte Write Control and Global Write
Clock controlled, registered address, data and
control
Pentium or linear burst sequence control
using MODE input
Five chip enables for simple depth expansion
and address pipelining
Common data inputs and data outputs
Power-down control by ZZ input
JEDEC 128-Pin TQFP 14mm x 20mm
package
Single +3.3V power supply
Control pins mode upon power-up:
– MODE in interleave burst mode
– ZZ in normal operation mode
These control pins can be connected to GND
Q
or V
DDQ
to alter their power-up state
DESCRIPTION
The
ISSI
IS61SP6464 is a high-speed, low-power synchronous
static RAM designed to provide a burstable, high-performance,
secondary cache for the i486, Pentium, 680X0, and
PowerPC microprocessors. It is organized as 65,536 words
by 64 bits, fabricated with
ISSI
's advanced CMOS technology.
The device integrates a 2-bit burst counter, high-speed SRAM
core, and high-drive capability outputs into a single monolithic
circuit. All synchronous inputs pass through registers con-
trolled by a positive-edge-triggered single clock input.
Write cycles are internally self-timed and are initiated by the
rising edge of the clock input. Write cycles can be from one to
eight bytes wide as controlled by the write control inputs.
Separate byte enables allow individual bytes to be written.
BW1
controls I/O1-I/O8,
BW2
controls I/O9-I/O16,
BW3
controls I/
O17-I/O24,
BW4
controls I/O25-I/O32,
BW5
controls
I/O33-I/O40,
BW6
controls I/O41-I/O48,
BW7
controls I/O49-I/
O56,
BW8
controls I/O57-I/O64, conditioned by
BWE
being
LOW. A LOW on
GW
input would cause all bytes to be written.
Bursts can be initiated with either
ADSP
(Address Status
Processor) or
ADSC
(Address Status Cache Controller) input
pins. Subsequent burst addresses can be generated internally
by the IS61SP6464 and controlled by the
ADV
(burst address
advance) input pin.
Asynchronous signals include output enable (
OE
), sleep mode
input (ZZ), and burst mode input (MODE). A HIGH input on the
ZZ pin puts the SRAM in the power-down state. When ZZ is
pulled LOW (or no connect), the SRAM normally operates after
the wake-up period. A LOW input, i.e., GND
Q
, on MODE pin
selects LINEAR Burst. A V
DDQ
(or no connect) on MODE pin
selects INTERLEAVED Burst.
64K x 64 SYNCHRONOUS
PIPELINE STATIC RAM
JANUARY 2004
相關(guān)PDF資料
PDF描述
IS62C1024L-35T 20 AMP MINIATURE AUTOMOTIVE RELAY, SINGLE OR DUAL
IS62C1024L-35TI 128K x 8 LOW POWER CMOS STATIC RAM
IS62C1024L-70Q 20 AMP MINIATURE DUAL AUTOMOTIVE RELAY - QUIET
IS62C1024L-70QI 128K x 8 LOW POWER CMOS STATIC RAM
IS62C1024L-70T 128K x 8 LOW POWER CMOS STATIC RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IS61SP6464-100PQ 制造商:Integrated Silicon Solution Inc 功能描述:
IS61SP6464100TQ 制造商:Integrated Silicon Solution Inc 功能描述:
IS61SP6464-100TQ 制造商:Integrated Silicon Solution Inc 功能描述:SRAM Chip Sync Single 3.3V 4M-Bit 64K x 64 5ns 128-Pin TQFP
IS61SP6464-6TQ 制造商:Integrated Silicon Solution Inc 功能描述:
IS61VF102418A-6.5B3 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 18Mb,Flow-Through,Sync,1Mb x 18,6.5ns,2.5v I/O,165 Ball BGA RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray