- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377552 > IS43R16160A-5TL (INTEGRATED SILICON SOLUTION INC) 16Meg x 16 256-MBIT DDR SDRAM PDF資料下載
參數(shù)資料
| 型號： | IS43R16160A-5TL |
| 廠商： | INTEGRATED SILICON SOLUTION INC |
| 元件分類： | DRAM |
| 英文描述： | 16Meg x 16 256-MBIT DDR SDRAM |
| 中文描述： | 16M X 16 DDR DRAM, 0.65 ns, PDSO66 |
| 封裝： | LEAD FREE, PLASTIC, TSOP2-66 |
| 文件頁數(shù)： | 38/56頁 |
| 文件大?。?/td> | 792K |
| 代理商： | IS43R16160A-5TL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
38
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. 00B
11/28/05
ISSI
IS43R16160A
NOTES: (continued)
33. The clock is allowed up to ±150ps of jitter. Each timing parameter is allowed to vary by the same amount.
34.
t
HP min is the lesser of
t
CL minimum and
t
CH minimum actually applied to the device CK and CK/ inputs,
collectively during bank active.
35. READs and WRITEs with auto precharge are not allowed to be issued until
t
RAS(MIN) can be satisfied prior
to the internal precharge command being issued.
36. First DQS (LDQS or UDQS) to transition to last DQ (DQ0-DQ15) to transition valid.
Initial JEDEC specifications suggested this to be same as
t
DQSQ.
37. Normal Output Drive Curves:
a) The full variation in driver pull-down current from minimum to maximum process, temperature and voltage
will lie within the outer bounding lines of the V-I curve of Figure A.
b) The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but no
guaranteed, to lie within the inner bounding lines of the V-I curve of Figure A.
c) The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie
within the outer bounding lines of the V-I curve of Figure B.
d)The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not
guaranteed, to lie within the inner bounding lines of the V-I curve of Figure B.
e) The full variation in the ratio of the maximum to minimum pull-up and pull-down current should be
between .71 and 1.4, for device drain-to-source voltages from 0.1V to 1.0 Volt, and at the same voltage
and temperature.
f) The full variation in the ratio of the nominal pull-up to pull-down current should be unity ±10%, for device
drain-to-source voltages from 0.1V to 1.0 Volt.
38. Reduced Output Drive Curves:
a) The full variation in driver pull-down current from minimum to maximum process, temperature and voltage
will lie within the outer bounding lines of the V-I curve of Figure C.
b) The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but not
guaranteed, to lie within the inner bounding lines of the V-I curve of Figure C.
c) The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie
within the outer bounding lines of the V-I curve of Figure D.
d)The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not
guaranteed, to lie within the inner bounding lines of the V-I curve of Figure D.
e) The full variation in the ratio of the maximum to minimum pull-up and pull-down current should be between
.71 and 1.4, for device drain-to-source voltages from 0.1V to 1.0 V, and at the same voltage.
f) The full variation in the ratio of the nominal pull-up to pull-down current should be unity ±10%, for device
drain-to-source voltages from 0.1V to 1.0 V.
39. The voltage levels used are derived from the referenced test load. In practice, the voltage levels obtained from
a properly terminated bus will provide significantly different voltage values.
40. VIH overshoot: VIH(MAX) = VDDQ+1.5V for a pulse width < 3ns and the pulse width can not be greater than 1/3
of the cycle rate. VIL undershoot: VIL(MIN) = -1.5V for a pulse width < 3ns and the pulse width can not be greater than
1/3 of the cycle rate.
41. VDD and VDDQ must track each other.
42. Note 42 is not used.
相關PDF資料 |
PDF描述 |
|---|---|
| IS43R16160A-6T | 16Meg x 16 256-MBIT DDR SDRAM |
| IS43R16160A | 16Meg x 16 256-MBIT DDR SDRAM |
| IS43R16320A | 32Meg x 16 512-MBIT DDR SDRAM |
| IS43R16320A-6TL | 32Meg x 16 512-MBIT DDR SDRAM |
| IS43R16800A-6 | 8Meg x 16 128-MBIT DDR SDRAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IS43R16160A-6T | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:16Meg x 16 256-MBIT DDR SDRAM |
| IS43R16160B | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:32Mx8, 16Mx16 256Mb DDR Synchronous DRAM |
| IS43R16160B-5BI | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:32Mx8, 16Mx16 256Mb DDR Synchronous DRAM |
| IS43R16160B-5BL | 功能描述:動態(tài)隨機存取存儲器 256M (16Mx16) 400MHz DDR 2.5v RoHS:否 制造商:ISSI 數(shù)據(jù)總線寬度:16 bit 組織:1 M x 16 封裝 / 箱體:SOJ-42 存儲容量:16 MB 最大時鐘頻率: 訪問時間:50 ns 電源電壓-最大:7 V 電源電壓-最小:- 1 V 最大工作電流:90 mA 最大工作溫度:+ 85 C 封裝:Tube |
| IS43R16160B-5BLI | 功能描述:動態(tài)隨機存取存儲器 256M (16Mx16) 400MHz DDR 2.5v RoHS:否 制造商:ISSI 數(shù)據(jù)總線寬度:16 bit 組織:1 M x 16 封裝 / 箱體:SOJ-42 存儲容量:16 MB 最大時鐘頻率: 訪問時間:50 ns 電源電壓-最大:7 V 電源電壓-最小:- 1 V 最大工作電流:90 mA 最大工作溫度:+ 85 C 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。