- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45377 > IR80C52CXXX-12:RD (TEMIC SEMICONDUCTORS) 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44 PDF資料下載
參數(shù)資料
| 型號： | IR80C52CXXX-12:RD |
| 廠商： | TEMIC SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44 |
| 文件頁數(shù)： | 37/101頁 |
| 文件大?。?/td> | 3398K |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁
63
8168C-MCU Wireless-02/10
AT86RF212
If AACK_FLTR_RES_FT = 0, the received reserved frame is only checked for a valid
FCS.
Bit 4 – AACK_UPLD_RES_FT
If AACK_UPLD_RES_FT = 1, received frames marked as reserved frames are further
processed. For these frames, interrupt IRQ_3 (TRX_END) is generated if the FCS is
valid.
In conjunction with the configuration bit AACK_FLTR_RES_FT = 1, these frames are
handled like IEEE 802.15.4 compliant data frames during RX_AACK transaction.
Otherwise, if AACK_UPLD_RES_FT = 0, frames with a reserved frame type are
blocked.
Bit 3 – Reserved
Bit 2 – AACK_ACK_TIME
According to IEEE 802.15.4-2006, section 7.5.6.4.2, the transmission of an
acknowledgment frame shall commence 12 symbol periods (aTurnaroundTime) after
the reception of the last symbol of a data or MAC command frame. This is achieved
with the reset value of the register bit AACK_ACK_TIME.
Alternatively, if AACK_ACK_TIME = 1, the acknowledgment response time is reduced
according to Table 5-24.
Table 5-24. Short ACK Response Time (AACK_ACK_TIME = 1)
PHY Mode
ACK response time [symbol periods]
BPSK-20, OQPSK-{100,200,400}
2
BPSK-40, OQPSK-{250,500,1000}
3
The reduced ACK response time is particularly useful for the High Data Rate Modes,
refer to section 7.1.4.
Bit 1 – AACK_PROM_MODE
Register bit AACK_PROM_MODE enables the promiscuous mode within the RX_AACK
mode; refer to IEEE 802.15.4-2006, section 7.5.6.5.
If this bit is set, incoming frames with a valid PHR generate interrupt IRQ_3
(TRX_END), even if the third level filter rules do not match or the FCS is not valid.
However, register bit RX_CRC_VALID (register 0x06) is set accordingly.
If a frame passes the third level filter rules, an acknowledgement frame is generated
and transmitted unless disabled by register bit AACK_DIS_ACK (register 0x2E,
CSMA_SEED_1).
Bit 0 – Reserved
Register 0x2C (XAH_CTRL_0):
Register 0x2C (XAH_CTRL_0) is a control register for Extended Operating Mode.
Table 5-25. Register 0x2C (XAH_CTRL_0)
Bit
7
6
5
4
Name
MAX_FRAME_RETRIES[3:0]
Read/Write
R/W
Reset Value
0
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IS83C154TXXX-25D | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQCC44 |
| IF180C52EXXX-L16:R | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44 |
| MQ80C52CXXX-20/883R | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQFP44 |
| MJ80C31U-36:D | MICROCONTROLLER |
| R80C52XXX-12SHXXX | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IR80C86-2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| IR80C88 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| IR80C88-2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| IR-820 | 制造商:BOWEI 制造商全稱:BOWEI 功能描述:Image Rejection Mixers |
| IR8200 | 制造商:IRF 制造商全稱:International Rectifier 功能描述:3A, 55V DMOS H-BRIDGE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。