參數(shù)資料
型號(hào)： IQX320-PB416
英文描述： User Programmable Special Function ASIC
中文描述： 用戶可編程ASIC的特殊功能
文件頁數(shù)： 31/65頁
文件大?。?/td> 620K
代理商： IQX320-PB416
IQX Family Data Sheet
June 2000
Revision 5.0
31
5.5 AC Electrical Specifications for IQX320 and IQX240B
(T
A
= 0°C to 70°C, V
DD
= 5V±5%; V
DD
.PAD = 5V±5%, or V
DD
.PAD = 3.3V±10%. Assume two I/O ports connected
through the Switch Matrix with 35 pF external loading)
Speed Grade
-10
-12
Units
MHz
ns
ns
ns
ns
MHz
ns
ns
ns
ns
MHz
ns
ns
ns
ns
ns
ns
ns
ns
Mb/s
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Ref.
Figure
Symbol
Parameter
Min Max Min Max
100
4.5
2.5
2.0
9.5
80
4.5
2.5
2.0
12.5
100
4.5
4.5
0.0
9.5
10.0
1.5
4.5
6.5
180
12.0
12.0
8.5
4.5
2.5
2.0
15.0
10.0
4.5
4.5
0.0
25.0
10.0
6.0
3.0
2.0
13.0
f
RIO
t
W-RIO
t
S-RIO
t
H-RIO
t
CO-RIO
f
RI
t
W-RI
t
S-RI
t
H-RI
t
CO-RI
f
RO
t
W-RO
t
S-RO
t
H-RO
t
CO-RO
t
PHL
, t
PLH
t
SK
t
W+
t
W-
R
DATA
t
PZH-IT
, t
PZL-IT
t
PZH-OT
, t
PZL-OT
t
PHZ-OT
, t
PLZ-OT
t
W-LI
t
S-LI
t
H-LI
t
CO-LI
t
P-LIT
t
W-LO
t
S-LO
t
H-LO
t
CO-LO
t
P-LOT
t
KW-RI
t
KS-RI
t
KH-RI
t
KCO-RI
Register Input/Output, Clock Frequency
(1, 2)
Register Input/Output, Clock Pulse Width, Low or High
(1, 2)
Register Input/Output, Data Setup Time to CLK
Register Input/Output, CLK to Data Hold Time
Register Input/Output, Clock to Output Data Valid
Register Input, Clock Frequency
(1)
Register Input, Clock Pulse Width, Low or High
Register Input, Data Setup Time to CLK
Register Input, CLK to Data Hold Time
Register Input, Clock to Output Data Valid
Register Output, Clock Pulse Frequency
(1)
Register Output, Clock Width, Low or High
Register Output, Data Setup Time to CLK
Register Output, CLK to Data Hold Time
Register Output, Clock to Output Data Valid
One Way Signal Propagation Delay
Skew Between Output Ports
(1)
Input Flow Through Positive Pulse Width
(2)
Input Flow Through Negative Pulse Width
(2)
NRZ Data Rate
(1, 2)
Input Enable (GT) to Data Valid
Output Enable (GT) to Data Valid
Output Enable (GT) to Output at High Z
(1)
Latch Input, Latch Enable (GC) Pulse Width, Low or High
Latch Input, Data Setup Time to Latch Enable (GC) Trailing Edge
Latch Input, Data to Latch Enable (GC) Trailing Edge Hold Time
Latch Input, Latch Enable (GC) Leading Edge to Data Out Delay
Latch Input, Transparent Mode Propagation Delay
Latch Output, Latch Enable (GC) Pulse Width, Low or High
Latch Output, Data Setup Time to Latch Enable (GC) Trailing Edge
Latch Output, Data to Latch Enable (GC) Trailing Edge Hold Time
Latch Output, Latch Enable (GC) Leading Edge to Data Out Delay
Latch Output, Transparent Mode Propagation Delay
Register Input, MinimumPulse Width of KEY as Clock Enable, Low or High
Register Input, Clock Enable (Key) Setup Time to CLK (GC)
Register Input, CLK (GC) to Clock Enable (Key) Hold Time
Register Input, Key Clock to Output Data Valid
80
5.5
3.0
2.0
13
11.5
66
5.5
3.0
2.0
14
15.0
80
5.5
5.0
0.0
15
11.5
12.5
1.5
6.0
8.0
16
150
13.0
13.0
10.5
17
18
5.5
3.0
2.0
19
17.5
12.5
5.5
5.0
0.0
20
27.5
12.5
7.0
3.5
2.0
21
15.5
Table 18. AC Electrical Specifications for IQX320 and IQX240B
Powered by ICminer.com Electronic-Library Service CopyRight 2003
相關(guān)PDF資料
PDF描述
IR00 ASIC
IR01HD224-P2 PERIPHERAL DRIVER|1 DRIVER|CMOS|SIP|9PIN|PLASTIC
IR01HD420 PERIPHERAL DRIVER|1 DRIVER|CMOS|SIP|9PIN|PLASTIC
IR01HD420-P2 PERIPHERAL DRIVER|1 DRIVER|CMOS|SIP|9PIN|PLASTIC
IR01H214 PERIPHERAL DRIVER|1 DRIVER|CMOS|SIP|9PIN|PLASTIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IQXO-22C-24.0 制造商:IQD Frequency Products 功能描述:OSCILLATOR CRYSTAL
IQXO-22C-32MHZ 制造商:IQD Frequency Products 功能描述:OSCILLATOR CRYSTAL
IQXO-22C-4.0 制造商:IQD Frequency Products 功能描述:OSCILLATOR CRYSTAL
IQXO-22C-50.0 制造商:IQD Frequency Products 功能描述:OSCILLATOR CRYSTAL
IQXO-331-100.0MHz 制造商:IQD Frequency Products 功能描述:CRYSTAL OSCILLATOR 100.000000MHZ
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*