Contents
June 2000
Revision 5.0
3
Features........................................................................................................................................................1
Description...................................................................................................................................................1
1.0 Architecture ..........................................................................................................................................9
1.1 Non-blocking Switch Matrix..........................................................................................................9
1.1.1 Switch Control......................................................................................................................9
1.2 Programmable I/O Port.................................................................................................................10
1.2.1 Programmable Pull-up Current............................................................................................10
1.2.2 Pin and Array Side Trickle Current.....................................................................................10
1.2.3 I/O Port Functional Mode....................................................................................................10
1.3 I/O Control Signals.......................................................................................................................14
1.3.1 Clock Control.......................................................................................................................15
1.3.2 Tristate Control....................................................................................................................15
1.3.3 Neighboring I/O Port As A Control Source.........................................................................15
1.3.4 Key Control Pins as a Control Source.................................................................................15
1.3.5 Default Values for Control Signals......................................................................................15
1.4 RapidConfigure (RC) Interface ....................................................................................................15
1.4.1 Switch Matrix Connection Changes....................................................................................16
1.4.2 I/O Port Configuration.........................................................................................................18
1.4.3 I/O Port Configuration Holding Register.............................................................................18
1.4.4 I/O Port Configuration Register Contents ...........................................................................21
1.4.5 Reset Commands .................................................................................................................21
1.5 JTAG-based Configuration Controller .........................................................................................22
1.5.1 JTAG Interface ....................................................................................................................22
1.5.2 I/O Port Configuration.........................................................................................................22
1.5.3 Switch Matrix Configuration...............................................................................................22
1.5.4 Mode Control Register Configuration.................................................................................22
2.1 Device Reset.................................................................................................................................23
2.2 Mixed Voltage Operation .............................................................................................................23
2.3 Power Pin V
DD
.X..........................................................................................................................23
2.4 Mode Control Register..................................................................................................................24
3.0 In System Configuration Using JTAG-based Configuration Controller............................................25
3.1 Bit Stream Generation ..................................................................................................................25
3.2 Bit Stream Downloading ..............................................................................................................25
3.3 Configuring Multiple IQX Devices..............................................................................................26
4.0 Pin Summary.......................................................................................................................................27
5.0 Electrical Specifications .....................................................................................................................29
5.1 Absolute Maximum Ratings (1) ................................................................................................29
5.2 Recommended Operating Conditions ........................................................................................29
5.3 Capacitance (3) ..........................................................................................................................29
5.4 DC Electrical Specifications.........................................................................................................30
5.5 AC Electrical Specifications for IQX320 and IQX240B..............................................................31
Powered by ICminer.com Electronic-Library Service CopyRight 2003