參數(shù)資料
型號(hào)： IP80C88
廠商： Intersil
文件頁(yè)數(shù)： 38/38頁(yè)
文件大?。?/td> 0K
描述： IC CPU 8/16BIT 5V 5MHZ 40-DIP
標(biāo)準(zhǔn)包裝： 99
處理器類型： 80C88 8/16-位
速度： 5MHz
電壓： 4.5 ~ 5.5V
安裝類型： 通孔
封裝/外殼： 40-DIP（0.600"，15.24mm）
供應(yīng)商設(shè)備封裝： 40-DIP
包裝： 管件
9
FN2949.4
February 22, 2008
Bus Operation
The 80C88 address/data bus is broken into three parts: the
lower eight address/data bits (AD0-AD7), the middle eight
address bits (A8-A15), and the upper four address bits (A16-
A19). The address/data bits and the highest four address
bits are time multiplexed. This technique provides the most
efficient use of pins on the processor, permitting the use of
standard 40 lead package. The middle eight address bits are
not multiplexed, i.e., they remain valid throughout each bus
cycle. In addition, the bus can be demultiplexed at the
processor with a single address latch if a standard, non
multiplexed bus is desired for the system.
Each processor bus cycle consists of at least four CLK
cycles. These are referred to as T1, T2, T3 and T4. (See
Figure 5). The address is emitted from the processor during
T1 and data transfer occurs on the bus during T3 and T4. T2
is used primarily for changing the direction of the bus during
read operations. In the event that a “Not Ready” indication is
given by the addressed device, “wait” states (TW) are
inserted between T3 and T4. Each inserted “wait” state is of
the same duration as a CLK cycle. Periods can occur
between 80C88 driven bus cycles. These are referred to as
“idle” states (TI), or inactive CLK cycles. The processor uses
these cycles for internal housekeeping.
During T1 of any bus cycle, the ALE (Address latch enable)
signal is emitted (by either the processor or the 82C88 bus
controller, depending on the MN/MX strap). At the trailing
edge of this pulse, a valid address and certain status
information for the cycle may be latched.
Status bits S0, S1, and S2 are used by the bus controller, in
maximum mode, to identify the type of bus transaction
according to Table 2.
Status bits S3 through S6 are multiplexed with high order
address bits and are therefore valid during T2 through T4.
S3 and S4 indicate which segment register was used to this
bus cycle in forming the address according to Table 3.
S5 is a reflection of the PSW interrupt enable bit. S6 is
always equal to 0.
TYPE 255 POINTER
(AVAILABLE)
RESET BOOTSTRAP
PROGRAM JUMP
TYPE 33 POINTER
(AVAILABLE)
TYPE 32 POINTER
(AVAILABLE)
TYPE 31 POINTER
(AVAILABLE)
TYPE 5 POINTER
(RESERVED)
TYPE 4 POINTER
OVERFLOW
TYPE 3 POINTER
1 BYTE INT INSTRUCTION
TYPE 2 POINTER
NON MASKABLE
TYPE 1 POINTER
SINGLE STEP
TYPE 0 POINTER
DIVIDE ERROR
CS BASE ADDRESS
IP OFFSET
014H
010H
00CH
008H
004H
000H
07FH
080H
084H
FFFF0H
FFFFFH
3FFH
3FCH
AVAILABLE
INTERRUPT
POINTERS
(224)
DEDICATED
INTERRUPT
POINTERS
(5)
RESERVED
INTERRUPT
POINTERS
(27)
FIGURE 2. RESERVED MEMORY LOCATIONS
16-BITS
80C88
相關(guān)PDF資料
PDF描述
SPC5200CBV400B IC MPU 32BIT 500MHZ 272PBGA
ABB85DHBR CONN EDGECARD 170PS R/A .050 SLD
XF2M-2215-1A CONN FPC 22POS 0.5MM PITCH SMD
MPC859TCVR100A IC MPU POWERQUICC 100MHZ 357PBGA
FMC25DRES CONN EDGECARD 50POS .100 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IP80C88/+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor
IP80C88-2 功能描述:微處理器 - MPU CPU 8/16BIT 5V 8MHZ IND RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
IP80C88-2/+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor
IP80C88-2S2064 制造商:Rochester Electronics LLC 功能描述:- Bulk
IP80C88S2064 制造商:Rochester Electronics LLC 功能描述:- Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*