- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379227 > IN74LV245N (INTEGRAL JOINT STOCK COMPANY) OCTAL BUS TRANSCEIVER (3-STATE) PDF資料下載
參數(shù)資料
| 型號： | IN74LV245N |
| 廠商： | INTEGRAL JOINT STOCK COMPANY |
| 英文描述： | OCTAL BUS TRANSCEIVER (3-STATE) |
| 中文描述： | 八路總線收發(fā)器（3態(tài)） |
| 文件頁數(shù)： | 1/6頁 |
| 文件大小： | 142K |
| 代理商： | IN74LV245N |
IN74LV245
1
O
CTAL
B
US
T
RANSCEIVER
(3-S
TATE
)
By pinning IN74LV245 are compatible with IN74HC245A and
IN74HCT245A series. Input voltage levels are compatible with
standard CMOS levels.
Output voltage levels are compatible with input levels of CMOS,
NMOS and TTL IC
S
Supply voltage range: 2.0 to 3.2 V
Low input current: 1.0
μ
А
; 0.1
μ
А
at
Т
= 25
°
С
Output current 8 m
А
Latch current value: not less 150 m
А
at
Т
= 125
°
С
ESD acceptable values: not less than 2000 V as per HBM and
not less 200 V as per
ММ
N SUFFIX
PLASTIC
D SUFFIX
SOIC
1
20
1
20
ORDERING INFORMATION
IN74LV245N Plastic DIP
IN74LV245D SOIC
T
A
= -40
°
to 125
°
C
for all packages
PIN ASSIGNMENT
245
DIR
01
A
0
02
A
1
03
A
2
04
A
3
05
A
4
06
A
5
07
A
6
08
A
7
09
GND
10
20
19
18
17
16
15
14
13
12
11
B
0
B
1
B
2
B
3
B
4
B
5
B
6
B
7
OE
V
CC
FUNCTION TABLE
Inputs
Inputs/Output
s
А
A=B
input
Z
OE
L
L
H
DIR
L
H
X
В
input
B=A
Z
BLOCK DIAGRAM
18
B
0
03
17
B
1
A
1
04
16
B
2
A
2
05
15
B
3
A
3
06
14
B
4
A
4
07
13
B
5
A
5
08
12
B
6
A
6
09
11
B
7
A
7
01
DIR
02
A
0
19
OE
Pin 20=V
CC
Pin 10 = GND
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IN74LV273 | Octal D Flip-Flop with Common Clock and Reset |
| IN74LV273N | Octal Transceivers With Parity Generators/Checkers And 3-State Outputs 24-SOIC -40 to 85 |
| IN74LV32 | Quad 2-Input OR Gate |
| IN74LV32D | Quad 2-Input OR Gate |
| IN74LV32N | Quad 2-Input OR Gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IN750A-1JANTX | 制造商:ERJ 功能描述: |
| IN750A1JANTXV | 制造商: 功能描述: |
| IN751A | 制造商: 功能描述: 制造商:undefined 功能描述: |
| IN75232 | 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:EIA-232-D INTERFACE 1 CHIP IC |
| IN753ARL | 制造商:n/a 功能描述:SAMPLE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。