- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378628 > IN74ACT652DW (INTEGRAL JOINT STOCK COMPANY) OCTAL 3-STATE BUS TRANSCEIVERS AND D FLIP-FLOPS PDF資料下載
參數(shù)資料
| 型號(hào)： | IN74ACT652DW |
| 廠商： | INTEGRAL JOINT STOCK COMPANY |
| 英文描述： | OCTAL 3-STATE BUS TRANSCEIVERS AND D FLIP-FLOPS |
| 中文描述： | 八路三態(tài)總線收發(fā)器和D觸發(fā)器 |
| 文件頁(yè)數(shù)： | 5/8頁(yè) |
| 文件大小： | 282K |
| 代理商： | IN74ACT652DW |
IN74ACT652
5
TIMING REQUIREMENTS
(C
L
=50pF,Input t
r
=t
f
=3.0 ns)
V
CC
*
V
Guaranteed Limits
Symbol
Parameter
25
°
C
-40
°
C to
85
°
C
8.0
Unit
t
su
Minimum Setup Time, A or B Data
Port to A-to-B Clock or B-to-A Clock
(Figure 7)
Minimum Hold Time, A-to-B Clock or
B-to-A Clock to A or B Data Port
(Figure 7)
Minimum Pulse Width, A-to-B Clock or
B-to-A Clock (Figure 7)
5.0
7.0
ns
t
h
5.0
2.5
2.5
ns
t
w
5.0
6.0
7.0
ns
TIMING DIAGRAM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IN74ACT652N | OCTAL 3-STATE BUS TRANSCEIVERS AND D FLIP-FLOPS |
| IN74ACT74D | DUAL D FLIP-FLOP WITH SET AND RESET |
| IN74ACT74N | DUAL D FLIP-FLOP WITH SET AND RESET |
| IN74ACT74 | DUAL D FLIP-FLOP WITH SET AND RESET |
| IN74ACT86 | Quad 2-Input Exclusive OR Gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IN74ACT652N | 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:OCTAL 3-STATE BUS TRANSCEIVERS AND D FLIP-FLOPS |
| IN74ACT74 | 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:DUAL D FLIP-FLOP WITH SET AND RESET |
| IN74ACT74D | 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:DUAL D FLIP-FLOP WITH SET AND RESET |
| IN74ACT74N | 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:DUAL D FLIP-FLOP WITH SET AND RESET |
| IN74ACT86 | 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:Quad 2-Input Exclusive OR Gate |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。