參數(shù)資料
型號: IDTCSPT857DPAGI8
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時(shí)鐘及定時(shí)
英文描述: 857 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48
封裝: TSSOP-48
文件頁數(shù): 1/15頁
文件大?。?/td> 138K
代理商: IDTCSPT857DPAGI8
1
IDTCSPT857D
2.5V - 2.6V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
COMMERCIALANDINDUSTRIALTEMPERATURERANGES
2003
Integrated Device Technology, Inc.
DSC-6835/2
c
IDTCSPT857D
ADVANCE
INFORMATION
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
2.5V - 2.6V PHASE LOCKED
LOOP DIFFERENTIAL 1:10
SDRAM CLOCK DRIVER
OCTOBER 2003
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
FEATURES:
1 to 10 differential clock distribution
Optimized for clock distribution in DDR (Double Data Rate)
SDRAM applications requiring improved output crosspoint
voltage
Operating frequency: 60MHz to 220MHz
Very low skew:
– <100ps for PC1600 - PC2700
– <75ps for PC3200
Very low jitter:
– <75ps for PC1600 - PC2700
– <50ps for PC3200
2.5V AVDD and 2.5V VDDQ for PC1600-PC2700
2.6V AVDD and 2.6V VDDQ for PC3200
CMOS control signal input
Test mode enables buffers while disabling PLL
Low current power-down mode
Tolerant of Spread Spectrum input clock
Available in 48-pin TSSOP and TVSOP, 40-pin VFQFPN, and 56-
pin VFBGA packages
DESCRIPTION:
TheCSPT857DisaPLLbasedclockdriverthatactsasazerodelaybuffer
todistributeonedifferentialclockinputpair(CLK,CLK)to10differentialoutput
pairs(Y[0:9],Y[0:9])andonedifferentialpairoffeedbackclockoutput(FBOUT,
FBOUT). External feedback pins (FBIN, FBIN) for synchronization of the
outputs to the input reference is provided. A CMOS Enable/Disable pin is
available for low power disable. When the input frequency falls below
approximately20MHz,thedevicewillenterpowerdownmode. Inthismode,
the receivers are disabled, the PLL is turned off, and the output clock drivers
aretristated,resultinginacurrentconsumptionoflessthan200
A.
TheCSPT857Drequiresnoexternalcomponentsandhasbeenoptimised
forverylowI/Ophaseerror,skew,andjitter,whilemaintainingfrequencyand
duty cycleovertheoperatingvoltageandtemperaturerange.TheCSPT857D,
designedforuseinbothmoduleassembliesandsystemmotherboardbased
solutions,providesanoptimumhigh-performanceclocksource.
The CSPT857D is available in Commercial Temperature Range (0°C to
+70°C) and Industrial Temperature Range (-40°C to +85°C). See Ordering
Informationfordetails.
APPLICATIONS:
Meets or exceeds JEDEC standard JESD 82-1A for registered
DDR clock driver
Meets proposed DDR1-400 specification
For all DDR1 speeds: PC1600 (DDR200), PC2100 (DDR266),
PC2700 (DDR333), PC3200 (DDR400)
Along with SSTV16857, SSTVF16857, SSTV16859, SSTVM16859,
SSTVF16859, SSTVN16859, DDR1 register, provides complete
solution for DDR1 DIMMs
相關(guān)PDF資料
PDF描述
IDTCSPT857DBVI8 PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA56
IDTCSPUA877ANLG8 CSPUA877 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC40
IDTCSPUA877ABVG8 CSPUA877 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA52
ISP1181ABS,551 UNIVERSAL SERIAL BUS CONTROLLER, PQCC48
ISP1181ABS,551 UNIVERSAL SERIAL BUS CONTROLLER, PQCC48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDTCSPT857DPAI 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:2.5V - 2.6V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
IDTCSPT857DPF 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:2.5V - 2.6V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
IDTCSPT857DPFI 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:2.5V - 2.6V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
IDTCSPT857DVFQFPN 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:2.5V - 2.6V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
IDTCSPT857DVFQFPNI 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:2.5V - 2.6V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER