參數(shù)資料
型號: IDT821054PQFG
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 22/45頁
文件大?。?/td> 0K
描述: IC PCM CODEC QUAD MPI 64-PQFP
標(biāo)準(zhǔn)包裝: 84
類型: PCM 編解碼器/濾波器
數(shù)據(jù)接口: PCM 音頻接口
ADC / DAC 數(shù)量: 4 / 4
三角積分調(diào)變:
電壓 - 電源,模擬: 4.75 V ~ 5.25 V
電壓 - 電源,數(shù)字: 4.75 V ~ 5.25 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-QFP
供應(yīng)商設(shè)備封裝: 64-PQFP(14x14)
包裝: 管件
其它名稱: 800-2516-5
821054PQFG
IDT821054PQFG-ND
29
IDT821054 QUAD PROGRAMMABLE PCM CODEC WITH MPI INTERFACE
INDUSTRIAL TEMPERATURE RANGE
FO = 1:
The FSK function block is enabled.
The BT/Bellcore Select bit (BS) determines which specification the IDT821054 will follow:
BS = 0:
Bellcore specification is selected (default);
BS = 1:
BT specification is selected.
The Mark After Send bit (MAS) determines if the FSK generator will keep on sending a mark-after-send signal (a stream of ‘1’) after
sending out all data in the FSK-RAM.
MAS = 0:
The output will be muted after all data in the FSK-RAM has been sent out (default);
MAS = 1:
The FSK generator keeps on sending out a mark-after-send signal after sending out all data in the FSK-RAM.
If the MAS bit is set to ‘0’ and the FS bit is set to ‘1’, the mark-after-send signal will be stopped.
The FSK Start bit (FS) should be set to ‘1’ to start sending FSK signal. It will be automatically reset after all data in the FSK-RAM has
been sent out. If the Seizure Length, Mark Length and Data Length are set to 0, the FS bit will be reset to ‘0’ immediately after it is set to
‘1’.
FS = 0:
FSK transmission is disabled (default);
FS = 1:
FSK transmission starts.
GREG18: Level Meter Result Low Byte, Read Only (31H)
This register contains the low byte of the level meter result. The default value is 00H.
The LVLL[0] bit in this register will be set to ‘1’ when the level meter result (both high and low bytes) is ready, and it will be reset to ‘0’
immediately after the high byte of result is read. To read the level meter result, it is recommended to the low byte first, then read the high
byte (LVLH[7:0] in GREG19).
GREG19: Level Meter Result High Byte, Read Only (32H)
This register contains the high byte of the level meter result. The default value is 00H.
GREG20: Level Meter Count Number, Read/Write (33H/B3H)
The CN[7:0] bits are used to set the number of time cycles for sampling the PCM data.
CN[7:0] = 0 (d):
the PCM data is output to the result registers GREG18 and GREG19 directly;
CN[7:0] = N (d):
the PCM data is sampled for N
× 125 s (N is from 1 to 255).
GREG21: Level Meter Channel and Linear/Compressed Mode Selection, Level Meter On/Off, Read/Write (34H/B4H)
The Level Meter On/Off bit (LMO) enables/disables the level meter.
LMO = 0:
The level meter is disabled (default);
LMO = 1:
The level meter is enabled.
b7
b6
b5
b4
b3
b2
b1
b0
Command
00
1100
01
I/O data
LVLL[7]
LVLL[6]
LVLL[5]
LVLL[4]
LVLL[3]
LVLL[2]
LVLL[1]
LVLL[0]
b7
b6
b5
b4
b3
b2
b1
b0
Command
00
1100
10
I/O data
LVLH[7]
LVLH[6]
LVLH[5]
LVLH[4]
LVLH[3]
LVLH[2]
LVLH[1]
LVLH[0]
b7
b6
b5
b4
b3
b2
b1
b0
Command
R/W
0
1100
11
I/O data
CN[7]
CN[6]
CN[5]
CN[4]
CN[3]
CN[2]
CN[1]
CN[0]
b7
b6
b5
b4
b3
b2
b1
b0
Command
R/W
0
1101
00
I/O data
Reserved
LMO
L/C
CS[1]
CS[0]
相關(guān)PDF資料
PDF描述
MCIMX357CVM5BR2 IC MPU I.MX35 400MAPBGA
MCIMX357CVM5B IC MPU I.MX35 400MAPBGA
MCIMX357CJQ5CR2 MULTIMEDIA PROCESSOR 400-MAPBGA
MCF5270CVM150J IC MCU 32BIT 150MHZ 196-MAPBGA
ADV202BBCZ-150 IC VIDEO CODEC JPEG2000 144CSBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT821064 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:QUAD PROGRAMMABLE PCM CODEC WITH GCI INTERFACE
IDT821064PQF 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:QUAD PROGRAMMABLE PCM CODEC WITH GCI INTERFACE
IDT821068 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:OCTAL PROGRAMMABLE PCM CODEC
IDT821068PX 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:OCTAL PROGRAMMABLE PCM CODEC
IDT821621 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:LONG HAUL SLIC