- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377485 > IDT7M1002S40G (INTEGRATED DEVICE TECHNOLOGY INC) 16K x 32 CMOS DUAL-PORT STATIC RAM MODULE PDF資料下載
參數(shù)資料
| 型號： | IDT7M1002S40G |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | DRAM |
| 英文描述： | 16K x 32 CMOS DUAL-PORT STATIC RAM MODULE |
| 中文描述： | 16K X 32 MULTI-PORT DEVICE SRAM MODULE, 40 ns, PMA121 |
| 文件頁數(shù)： | 7/12頁 |
| 文件大小： | 166K |
| 代理商： | IDT7M1002S40G |
IDT7M1002
16K x 32 CMOS DUAL-PORT STATIC RAM MODULE
MILITARY AND COMMERCIAL TEMPERATURE RANGES
7.02
7
TIMING WAVEFORM OF WRITE CYCLE NO. 2 (
CS
CONTROLLED TIMING)
(1, 2, 4)
2795 drw 07
DATA
OUT
t
AW
t
DW
DATA
IN
CS
OE
ADDRESS
t
WC
t
DH
t
CHZ
t
AS(6)
t
WP(2)
t
WR(7)
t
WHZ
(9)
OW
t
(9)
(4)
(4)
DATA VALID
R/
W
(9)
2795 drw 08
t
AW
t
DW
DATA
IN
R/
W
CS
ADDRESS
t
WC
t
DH
t
AS(6)
t
WP(2)
t
WR(7)
DATA VALID
NOTES:
1. R/
W
must be HIGH during all address transitions.
2. A write occurs during the overlap (t
WP
) of a LOW
CS
and a LOW R/
W
.
3. t
WR
is measured from the earlier of
CS
or R/
W
(or
SEM
or R/
W
) going HIGH to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must be applied.
5. If the
CS
or
SEM
low transition occurs simultaneously with or after the R/
W
low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last.
7. Timing depends on which enable signal is de-asserted first.
8. If
OE
is LOW during a R/
W
controlled write cycle, the write pulse width must be the larger of t
WP
or (t
WZ
+ t
DW
) to allow the I/O drivers to
turn off and data to be placed on the bus for the required t
DW
. If
OE
is HIGH during an R/
W
controlled write cycle, this requirement does
not apply and the write pulse can be as short as the specified t
WP
.
TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/
W
CONTROLLED TIMING)
(1, 2, 4)
相關PDF資料 |
PDF描述 |
|---|---|
| IDT7M1002S40GB | 16K x 32 CMOS DUAL-PORT STATIC RAM MODULE |
| IDT7M1002S45G | 16K x 32 CMOS DUAL-PORT STATIC RAM MODULE |
| IDT7M1002S45GB | 16K x 32 CMOS DUAL-PORT STATIC RAM MODULE |
| IDT7M1014 | 4K x 36 BiCMOS DUAL-PORT STATIC RAM MODULE |
| IDT7M1014S15G | 4K x 36 BiCMOS DUAL-PORT STATIC RAM MODULE |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IDT7M134S45C | 制造商:IDT 功能描述:IDT7M134S45C |
| IDT7M135S45C | 制造商:IDT 功能描述:IDT7M135S45C |
| IDT7M464S65C | 制造商:Integrated Device Technology Inc 功能描述:Static RAM Memory Module, 16K x 4, 22 Pin, Ceramic, DIP |
| IDT7M464S85C | 制造商:Integrated Device Technology Inc 功能描述:Static RAM Memory Module, 16K x 4, 22 Pin, Ceramic, DIP |
| IDT7M624S45CB | 制造商:Integrated Device Technology Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。