- 您現(xiàn)在的位置：買賣IC網 > PDF目錄4019 > IDT79RC32V332-150DH (IDT, Integrated Device Technology Inc)IC PROC 32BIT CPU 150MHZ 208-QFP PDF資料下載
參數(shù)資料
| 型號： | IDT79RC32V332-150DH |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 29/30頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PROC 32BIT CPU 150MHZ 208-QFP |
| 產品變化通告： | Product Discontinuation 07/Dec/2009 |
| 標準包裝： | 24 |
| 系列： | Interprise™ |
| 處理器類型： | RISC 32-位 |
| 速度： | 150MHz |
| 電壓： | 3.3V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 208-BFQFP |
| 供應商設備封裝： | 208-PQFP（28x28） |
| 包裝： | 托盤 |
| 其它名稱： | 79RC32V332-150DH |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁
8 of 30
May 4, 2004
IDT 79RC32332
sdram_bemask_n
[3:0]
Output
H
High
SDRAM Byte Enable Mask Negated Bus (DQM)
SDRAM mode: Provides byte enables for each byte lane of all DRAM banks.
SODIMM mode: Provides lower select byte enables [3:0].
sdram_245_oe_n
Output
H
Low
SDRAM FCT245 Output Enable Negated Recommend an external pull-up.
SDRAM mode: Controls output enable to optional FCT245 transceiver bank by asserting during both
reads and writes to any DRAM bank.
sdram_245_dt_r_n
Output
Z
High
SDRAM FCT245 Direction Transmit/Receive Recommend an external pull-up.
Uses cpu_dt_r_n. See CPU Core Specific Signals below.
On-Chip Peripherals
dma_ready_n[0]
I/O
Z
Low
DMA Ready Negated Bus Requires an external pull-up.
Ready mode: Input pin for general purpose DMA channel 0 that can initiate the next datum in the current
DMA descriptor frame.
Done mode: Input pin for general purpose DMA channel 0 that can terminate the current DMA descriptor
frame.
dma_ready_n[0] 1st Alternate function PIO[0]; 2nd Alternate function: dma_done_n[0].
pio[7:0]
I/O
See
related
pins
Low
Programmable Input/Output
General purpose pins that can each can be configured as a general purpose input or general purpose
output. These pins are multiplexed with other pin functions:
pci_gnt_n[1] (pci_eeprom_cs), spi_mosi, spi_sck, spi_ss_n, spi_miso, uart_rx[0], uart_tx[0],
dma_ready_n[0]. Note that pci_gnt_n[1], spi_mosi, spi_sck, and spi_ss_n default to outputs at reset time.
The others default to inputs.
uart_rx[0]
I/O
Z
Low
UART Receive Data Bus
UART mode: UART channel receive data.
uart_rx[0] Alternate function: PIO[2].
uart_tx[0]
I/O
Z
Low
UART Transmit Data Bus Recommend an external pull-up.
UART mode: UART channel send data. Note that this pin defaults to an input at reset time and must be
programmed via the PIO interface before being used as a UART output.
uart_tx[0] Alternate function: PIO[1].
spi_mosi
I/O
L
Low
SPI Data Output
Serial mode: Output pin from RC32332 as an Input to a Serial Chip for the Serial data input stream.
In PCI satellite mode, acts as an Output pin from RC32332 that connects as an Input to a Serial Chip for
the Serial data input stream for loading PCI Configuration Registers in the RC32332 Reset Initialization
Vector PCI boot mode.
1st Alternate function: PIO[6]. Defaults to the output direction at reset time.
2nd Alternate function: pci_eeprom_mdo.
spi_miso
I/O
Z
Low
SPI Data Input
Serial mode: Input pin to RC32332 from the Output of a Serial Chip for the Serial data output stream.
In PCI satellite mode, acts as an Input pin from RC32332 that connects as an output to a Serial Chip for
the Serial data output stream for loading PCI Configuration Registers in the RC32332 Reset Initialization
Vector PCI boot mode. Defaults to input direction at reset time.
1st Alternate function: PIO[3].
2nd Alternate function: pci_eeprom_mdi.
spi_sck
I/O
L
Low
SPI Clock
Serial mode: Output pin for Serial Clock.
In PCI satellite mode, acts as an Output pin for Serial Clock for loading PCI Configuration Registers in the
RC323332 Reset Initialization Vector PCI boot mode.
1st Alternate function: PIO[5]. Defaults to the output direction at reset time.
2nd Alternate function: pci_eeprom_sk.
Name
Type
Reset
State
Status
Drive
Strength
Capability
Description
Table 1 Pin Descriptions (Part 4 of 6)
相關PDF資料 |
PDF描述 |
|---|---|
| IDT7025S17J | IC SRAM 128KBIT 17NS 84PLCC |
| 0522711469 | CONN FFC 14POS 1MM R/A SMD ZIF |
| HMM25DREH | CONN EDGECARD 50POS .156 EYELET |
| IDT79RC32V332-133DHI | IC PROC 32BIT CPU 133MHZ 208-QFP |
| IDT7025S15J | IC SRAM 128KBIT 15NS 84PLCC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IDT79RC32V332-150DHG | 功能描述:IC PROC 32BIT CPU 150MHZ 208-QFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Interprise™ 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA（25x25） 包裝:托盤 |
| IDT79RC32V333-100DH | 功能描述:IC PROC 32BIT CPU 100MHZ 208-QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Interprise™ 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA（25x25） 包裝:托盤 |
| IDT79RC32V333-100DHG | 功能描述:IC PROC 32BIT CPU 100MHZ 208-QFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Interprise™ 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA（25x25） 包裝:托盤 |
| IDT79RC32V333-100DHI | 功能描述:IC PROC 32BIT CPU 100MHZ 208-QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Interprise™ 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA（25x25） 包裝:托盤 |
| IDT79RC32V333-133DH | 功能描述:IC PROC 32BIT CPU 133MHZ 208-QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Interprise™ 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA（25x25） 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復。