- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1924 > IDT77V500S25PF (IDT, Integrated Device Technology Inc)IC SW MEMORY 8X8 1.2BGPS 100TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT77V500S25PF |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁(yè)數(shù)： | 4/17頁(yè) |
| 文件大小： | 0K |
| 描述： | IC SW MEMORY 8X8 1.2BGPS 100TQFP |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 系列： | SwitchStar™ |
| 類(lèi)型： | 集成式開(kāi)關(guān)控制器 |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應(yīng)商設(shè)備封裝： | 100-TQFP（14x14） |
| 包裝： | 托盤(pán) |
| 其它名稱(chēng)： | 77V500S25PF |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
12 of 17
April 11, 2001
IDT77V500
CBR Clock Functional Waveform Example 1 - CBR Frame Implementation
(Fast CBRCLK with Frame Timing)
This example shows the procedure recommended for use of direct CBR scheduling. "x" for this waveform represents either 2 or 3, depending on
which CBRCLK is used (CBRCLK2 or CBRCLK3) ("y" represents the specific output (0-7)). The OPyCBRx VC List for this example is defined in Figure
1A cell from a VC on the OPyCBRx VC List is scheduled on each rising clock edge of SCLK after a falling edge of CBRCLKx if the previous VC has completed internal processing.
2This example shows four VCs in the OPyCBRx VC List. The number of VCs in the OPxCBRx VC List may be as large as 8192.
3The period between reinitiation of the OPyCBRx VC List defines the frame size; that is, the amount of time between starting the transmissions from the top of the OPyCBRx VC List.
CBRCLKx must be HIGH for eight clocks or more to reinitiate the transmission sequence at the start of the OPyCBRx VC List.
CBR Clock Functional Waveform Example 2 - VBR/CBR Implementation
(t
(tCH
CH
x > 8 SCLK)
This example shows the use of a slower CBRCLK (tCHx > 8 SCLK) to provide VBR/CBR traffic shaping. For this waveform "x" represents either 2
or 3, depending on which CBRCLK is used (CBRCLK2 or CBRCLK3). ("y" represents the specific output (0-7)) The OPyCBRx VC List for this example
is defined in Figure 3.
1A cell from a VC on the OPyCBRx VC List is scheduled on each rising edge of SCLK after a falling edge of CBRCLKx.
2tCHx > 8 SCLK so that a cell is scheduled after each falling edge of CBRCLKx.
3The pointer has moved back to the beginning of the OPyCBRx VC List.
Reset Waveforms
1RESETI must be held HIGH for 8 SCLK cycles. When RESETI goes Low again 8191 cycles are used prior to the Status Acknowledge bits showing the internal reset process is com-
plete.
2This delay should typically be much less than two SCLK cycles. RESETO remains High until START Command is received from the Call Setup Manager.
12
SCLK
CBRCLKx
100
200
300
400
3
100
200
300
400
12
3607 drw 12
100
SCLK
2
cont'd
waveform
CBRCLKx
1
see cont'd
waveform
3607 drw 13
3
200
300
100
400
SCLK
RESETI
3607 drw 14
1
2
781
2
8190
8191
1
tRSI
RESETO
1
2
2 clock cycles max.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT79RC32H434-400BCG | IC MPU 32BIT CORE 400MHZ 256-BGA |
| IDT79RC32H435-400BCG | IC MPU 32BIT CORE 400MHZ 256-BGA |
| IDT79RC32K438-300BBG | IC MPU 32BIT CORE 300MHZ 416-BGA |
| IDT79RC32T336-150BCG | IC MPU 32BIT CORE 150MHZ 256-BGA |
| IDT79RC32T351-133DHG | IC MPU 32BIT CORE 133MHZ 208-QFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT77V500S25PF8 | 功能描述:IC SW MEMORY 8X8 1.2BGPS 100TQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 專(zhuān)用 IC 系列:SwitchStar™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類(lèi)型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT77V550S25DT | 功能描述:IC SW MEMORY 8X8 1.2BGPS 80-TQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 專(zhuān)用 IC 系列:SwitchStar™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類(lèi)型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT77V550S25DT8 | 功能描述:IC SW MEMORY 8X8 1.2BGPS 80-TQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 專(zhuān)用 IC 系列:SwitchStar™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類(lèi)型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT79CPC438 | 功能描述:BOARD COMPACT PCI 79PMC438 RoHS:否 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 配件 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 標(biāo)準(zhǔn)包裝:1 系列:- 附件類(lèi)型:USB 至 1-Wire? RJ11 適配器 適用于相關(guān)產(chǎn)品:1-Wire? 設(shè)備 產(chǎn)品目錄頁(yè)面:1429 (CN2011-ZH PDF) |
| IDT79EB332 | 功能描述:BOARD EVALUATION RC32332 RoHS:否 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 通用嵌入式開(kāi)發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:- 產(chǎn)品培訓(xùn)模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標(biāo)準(zhǔn)包裝:1 系列:Blackfin® 類(lèi)型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板，軟件，4x4 鍵盤(pán)，光學(xué)撥輪，QVGA 觸摸屏 LCD 和 40G 硬盤(pán) 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。