- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1924 > IDT77V500S25PF (IDT, Integrated Device Technology Inc)IC SW MEMORY 8X8 1.2BGPS 100TQFP PDF資料下載
參數(shù)資料
| 型號： | IDT77V500S25PF |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 2/17頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SW MEMORY 8X8 1.2BGPS 100TQFP |
| 標準包裝： | 90 |
| 系列： | SwitchStar™ |
| 類型： | 集成式開關(guān)控制器 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應商設備封裝： | 100-TQFP（14x14） |
| 包裝： | 托盤 |
| 其它名稱： | 77V500S25PF |
10 of 17
April 11, 2001
IDT77V500
Manager Commands
Manager Bus Read Timing Waveform
Write operations, both for Commands and Data, are synchronous to the rising edge of MSTRB. The data placed on the MDATA pins is determined
by the state of the MD/C pin.
1The combination of MSTRB Low and MR/W High (Read mode) asynchronously enables the MDATA pins as outputs. That is, data is available to be read one asynchronous tAMD time
after the falling edge of MSTRB if MR/W is High.
2After the Command is written, the Manager must take MR/W High (Read mode) to wait for a valid Command Acknowledge from the IDT77V500 before proceeding. Reading a High
Bit 7 of the status register under these conditions indicates the command has been acknowledged by the IDT77V500. This may take multiple IDT77V500 SCLK cycles based on possible
higher priority operations that the IDT77V500 must support.
3A valid Acknowledge from the IDT77V500 is indicated by a High Command Acknowledge bit (Bit 7 of the Status Register).
4Waveform illustrates first two bytes of data only. Additional bytes may be available based on command used.
Manager Bus Write Timing Waveform
Write operations, both for Commands and Data, are synchronous to the rising edge of MSTRB. The data placed on the MDATA pins is determined
by the state of the MD/C pin.
1Either a Read cycle was completed or a Status Acknowledge was executed immediately prior to the first MSTRB of this write waveform.
2The combination of MSTRB Low and MR/W High (Read mode) asynchronously enables the MDATA pins as outputs. The data placed on the MDATA pins is determined by the state
of the MD/C pin.
3After the Command is written, the Manager must take MR/W High (Read mode) to wait for a valid Command Acknowledge from the IDT77V500 before proceeding. Reading a High
Bit 7 of the status register under these conditions indicates the command has been acknowledged by the IDT77V500. This may take multiple IDT77V500 SCLK cycles based on possible
higher priority operations that the IDT77V500 must support.
4A valid Acknowledge from the IDT77V500 is indicated by a High Command Acknowledge bit (Bit 7 of the Status Register).
Command1
1. Manager Command codes not defined in this table are not to be used.
Command Name
Command Description
Code (in Hex)
WRSL
Write Service Link Memory
Write into Service Link Memory to initialize scheduled service lists.
03
STAT
Read IDT77V500 status
Reads the internal status of the IDT77V500. Available information includes various
error registers and counts.
07
LDCFG
Load IDT77V400 Configuration Bits Passes configuration information to the IDT77V400.
08
SUP
Call setup
Writes the appropriate information into an entry of the Per VC Memory to perform the
call setup function.
09
INT
Initialize IDT77V500
Initializes the internal configuration registers of the IDT77V500.
0A
SEL
Select a IDT77V500
Selects the IDT77V500 to be enabled in a multiple device configuration.
0B
START
End of IDT77V500 Initialization
Sets the IDT77V500 into an enabled state after it has been initialized.
0C
CBR
Set up a CBR Scheduler
Sets up a selected output service list in the Constant Bit Rate (CBR) mode.
0D
PARM
Set Parameters
Sets various parameters in the IDT77V500, including the CLP low water mark, the
EFCI low water mark, and the EPD low water mark.
0E
MD/C
MS TR B
MR/W
3607 drw 08
tSMRW
tHMRW
tSMD
tHMD
MDATA
tMCH
tMCL
tMCYC
tSM
tHM
Write first
8ADDRbits
Acknowledge Read
tAMD
DATAOUT
CMDIN
ADDRIN
tOHMD
Write last
8ADDRbits
Write Cycle-
Read Command
1
2
DATAOUT
3
Read Byte 0
Acknowledge Read
Acknowledge Read –
Valid Command Acknowledge
tAMD
tOHMD
tSMRW
tSM
Read Byte 1
4
MDATA
MS TR B
tSM
tHM
3607 drw 09
tSMRW tHMRW
tSMD
tHMD
MR/W
MD/C
tMCH
tMCL
tMCYC
DATAIN
CMDIN
DATAOUT
WriteDataByte0
Write Data Byte 12
Write Cycle-
Write Command
Acknowledge Read
tOHMD
T0
T12
tAMD
DATAOUT
2
3
Acknowledge Read
DATAOUT
4
Acknowledge Read
Acknowledge Read –
Valid Command Acknowledge
tSM
tSMRW
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT79RC32H434-400BCG | IC MPU 32BIT CORE 400MHZ 256-BGA |
| IDT79RC32H435-400BCG | IC MPU 32BIT CORE 400MHZ 256-BGA |
| IDT79RC32K438-300BBG | IC MPU 32BIT CORE 300MHZ 416-BGA |
| IDT79RC32T336-150BCG | IC MPU 32BIT CORE 150MHZ 256-BGA |
| IDT79RC32T351-133DHG | IC MPU 32BIT CORE 133MHZ 208-QFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT77V500S25PF8 | 功能描述:IC SW MEMORY 8X8 1.2BGPS 100TQFP RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:SwitchStar™ 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT77V550S25DT | 功能描述:IC SW MEMORY 8X8 1.2BGPS 80-TQFP RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:SwitchStar™ 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT77V550S25DT8 | 功能描述:IC SW MEMORY 8X8 1.2BGPS 80-TQFP RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:SwitchStar™ 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT79CPC438 | 功能描述:BOARD COMPACT PCI 79PMC438 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 配件 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 標準包裝:1 系列:- 附件類型:USB 至 1-Wire? RJ11 適配器 適用于相關(guān)產(chǎn)品:1-Wire? 設備 產(chǎn)品目錄頁面:1429 (CN2011-ZH PDF) |
| IDT79EB332 | 功能描述:BOARD EVALUATION RC32332 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:- 產(chǎn)品培訓模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標準包裝:1 系列:Blackfin® 類型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板，軟件，4x4 鍵盤，光學撥輪，QVGA 觸摸屏 LCD 和 40G 硬盤 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復。