8
COMMERCIALTEMPERATURERANGE
IDT74SSTU32865
28-BIT 1:2 REGISTERED BUFFER WITH PARITY
ABSOLUTE MAXIMUM RATINGS (1)
Symbol
Description
Max.
Unit
VDD
SupplyVoltageRange
–0.5 to 2.5
V
VI(2,3)
InputVoltageRange
–0.5 to 2.5
V
VO(2,3)
OutputVoltageRange
–0.5 to VDD +0.5
V
IIK
InputClampCurrent
VI < 0
±50
mA
VI > VDD
IOK
OutputClampCurrent VO < 0
±50
mA
VO > VDD
IO
ContinuousOutputCurrent,
±50
mA
VO = 0 to VDD
VDD
ContinuousCurrentthrougheach
±100
mA
VDD or GND
TSTG
StorageTemperatureRange
–65to+150
°C
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
2. The input and output negative voltage ratings may be exceeded if the ratings of the
I/P and O/P clamp current are observed.
3. This value is limited to 2.5V maximum.
TIMING REQUIREMENTS OVER RECOMMENDED OPERATING FREE-AIR
TEMPERATURERANGE
VDD = 1.8V ± 0.1V
Symbol
Parameter
Min.
Max.
Unit
fCLOCK
Clock Frequency
—
270
MHz
tw
Pulse Duration, CLK, CLK HIGH or LOW
1
—
ns
tACT(1,2)
DifferentialInputsActiveTime
—
10
ns
tINACT(1,3)
DifferentialInputsInactiveTime
—
15
ns
tSU
SetupTime
DCSn before CLK
↑, CLK↓
0.7
—
ns
Data, PARIN, DODT, and DCKE before CLK
↑, CLK↓
0.5
—
tH
HoldTime
Data, DCSn, PARIN, DCKE, and DODT
0.5
—
ns
after CLK
↑, CLK↓
NOTES:
1. This parameter is not production tested.
2. Data and VREF inputs must be low a minimum time of tACT max, after RESET is taken HIGH.
3. Data, VREF, and clock inputs must be held at valid levels (not floating) a minimum time of tINACT max, after RESET is taken LOW.