- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2079 > IDT74SSTU32865BKG8 (IDT, Integrated Device Technology Inc)IC BUFFER 28BIT 1:2 REG 160TFBGA PDF資料下載
參數(shù)資料
| 型號： | IDT74SSTU32865BKG8 |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 1/15頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC BUFFER 28BIT 1:2 REG 160TFBGA |
| 產(chǎn)品變化通告： | Product Discontinuation 09/Dec/2011 |
| 標準包裝： | 2,000 |
| 邏輯類型： | 1:2 寄存緩沖器，帶奇偶位 |
| 位數(shù)： | 28 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 160-LFBGA |
| 供應商設備封裝： | 160-CABGA（9x13） |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 74SSTU32865BKG8 |
1
COMMERCIALTEMPERATURERANGE
IDT74SSTU32865
APRIL 2005
2005 Integrated Device Technology, Inc.
DSC-6493/14
c
IDT74SSTU32865
COMMERCIAL TEMPERATURE RANGE
28-BIT 1:2 REGISTERED
BUFFER WITH PARITY
DESCRIPTION:
The SSTU32865 is a 28-bit 1:2 configurable registered buffer designed
for1.7Vto1.9VVDDoperation. Allclockanddatainputsarecompatiblewith
the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All
outputs are 1.8V CMOS drivers that have been optimized to drive the DDR2
DIMM load.
The SSTU32865 operates from a differential clock (CLK and CLK). Data
are registered at the crossing of CLK going high and CLK going low.
Thisdevicesupportslow-powerstandbyoperation. Whentheresetinput
(RESET) is low, the differential input receivers are disabled, and undriven
(floating) data, clock, and reference voltage (VREF) inputs are allowed. In
addition, when RESET is low all registers are reset, and all outputs are
forced low. The LVCMOS RESET and Cx inputs must always be held at
a valid logic high or low level.
To ensure defined outputs from the register before a stable clock has
been supplied, RESET must be held in the low state during power up.
In the DDR2 DIMM application, RESET is specified to be completely
asynchronous with respect to CLK and CLK. Therefore, no timing
relationship can be guaranteed between the two. When entering reset, the
register will be cleared and the outputs will be driven low quickly, relative
tothetimetodisablethedifferentialinputreceivers. However,whencoming
out of a reset, the register will become active quickly, relative to the time to
enable the differential input receivers. As long as the data inputs are low,
and the clock is stable during the time from the low-to-high transition of
RESET until the input receivers are fully enabled, the design of the
SSTU32865 must ensure that the outputs will remain low, thus ensuring no
glitches on the outputs.
The device monitors both DCS0 and DCS1 inputs and will gate the Qn
outputs from changing states when both DCS0 and DCS1 are high. If either
DCS0 and DCS1 input is low, the Qn outputs will function normally. The
RESET input has priority over the DCS0 and DCS1 control and will force
the Qn outputs low and the PYTERR output high. If the DCS-control
functionality isnot desired, thentheCSGateEnableinput canbe hard-wired
to ground, in which case the set-up time requirement for DCS would be the
same as for the other D data inputs.
The SSTU32865 includes a parity checking function. The SSTU32865
accepts a parity bit from the memory controller at its input pin PARIN,
compares it with the data received on the D-inputs, and indicates whether
a parity error has occured on its open-drain PYTERR pin (active low).
APPLICATIONS:
Along with CSPU877/A/D DDR2 PLL, provides complete solution
for DDR2 DIMMs
Optimized for DDR2-400/533 (PC2-3200/4300) JEDEC Raw Card D
FEATURES:
1.8V Operation
SSTL_18 style clock and data inputs
Differential CLK input
Control inputs compatible with LVCMOS levels
Flow-through architecture for optimum PCB design
Latch-up performance exceeds 100mA
ESD >2000V per MIL-STD-883, Method 3015; >200V using
machine model (C = 200pF, R = 0)
Available in 160-pin CTBGA package
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
相關PDF資料 |
PDF描述 |
|---|---|
| IDT74SSTU32866BBFG | IC BUFFER 1.8V CONFIG 96-BGA |
| IDT74SSTUA32866BFG | IC BUFFER 1.8V CONFIG 96-BGA |
| IDT74SSTUAE32866ABFG | IC BUFFER 25BIT CONF REG 96-BGA |
| IDT74SSTUBF32865ABK8 | IC BUFFER 28BIT 1:2 REG 160-BGA |
| IDT74SSTUBF32866BBFG | IC BUFFER 25BIT REG DDR2 96-BGA |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IDT74SSTU32866BBFG | 功能描述:IC BUFFER 1.8V CONFIG 96-BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標準包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應商設備封裝:48-TSSOP 包裝:帶卷 (TR) |
| IDT74SSTU32866BBFG8 | 功能描述:IC BUFFER 1.8V CONFIG 96-BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標準包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應商設備封裝:48-TSSOP 包裝:帶卷 (TR) |
| IDT74SSTU32D868BKG | 功能描述:IC BUFFER 28BIT 1:2 REG 176TFBGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標準包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應商設備封裝:48-TSSOP 包裝:帶卷 (TR) |
| IDT74SSTU32D868BKG8 | 功能描述:IC BUFFER 28BIT 1:2 REG 176TFBGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標準包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應商設備封裝:48-TSSOP 包裝:帶卷 (TR) |
| IDT74SSTUA32864BFG | 功能描述:IC BUFFER 1:1/1:2 REG 96-BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標準包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應商設備封裝:48-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。