- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄67122 > IDT74LVCH646ASO8 (INTEGRATED DEVICE TECHNOLOGY INC) LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24 PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT74LVCH646ASO8 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 總線收發(fā)器 |
| 英文描述： | LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24 |
| 封裝： | SOIC-24 |
| 文件頁(yè)數(shù)： | 1/7頁(yè) |
| 文件大小： | 96K |
| 代理商： | IDT74LVCH646ASO8 |
1
EXTENDEDCOMMERCIALTEMPERATURERANGE
IDT74LVCH646A
3.3V CMOS OCTAL BUS TRANSCEIVER AND REGISTER
TO SEVEN OTHER CHANNELS
B1
1
D
C1
1
D
C1
A1
SAB
CLKAB
SBA
OE
CLKBA
21
23
22
1
2
4
20
DIR
3
One of eight Channels
NO
T RECOMMENDED
FOR
NEW
DESIGNS
FOR
NEW
DESIGNS
FOR
NEW
DESIGNS
FOR
NEW
DESIGNS
FOR
NEW
DESIGNS
OCTOBER 1999
1999
Integrated Device Technology, Inc.
DSC-4499/-
c
IDT74LVCH646A
EXTENDED COMMERCIAL TEMPERATURE RANGE
DESCRIPTION:
The LVCH646A device consists of bus-transceiver circuits, D-type flip-
flops, and control circuitry arranged for multiplexed transmission of data
directly from the input bus or from the internal registers. Data on the A or
FEATURES:
– 0.5 MICRON CMOS Technology
– ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
– 1.27mm pitch SOIC, 0.65mm pitch SSOP,
0.635mm pitch QSOP, 0.65mm pitch TSSOP packages
– Extended commercial range of – 40°C to +85°C
–VCC = 3.3V ±0.3V, Normal Range
–VCC = 2.3V to 3.6V, Extended Range
– CMOS power levels (0.4W typ. static)
– Rail-to-Rail output swing for increased noise margin
– All inputs, outputs and I/O are 5 Volt tolerant
– Supports hot insertion
3.3V CMOS OCTAL BUS
TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS
AND BUS-HOLD
FUNCTIONAL BLOCK DIAGRAM
B bus is clocked into the registers on the low-to-high transition of the
appropriate clock (CLKAB or CLKBA) input.
Output-enable (OE) and direction-control (DIR) inputs control the trans-
ceiver functions. In the transceiver mode, data present at the high-imped-
ance port is stored in either register or in both. The select-control (SAB and
SBA)inputscan multiplexstoredandreal-time(transparentmode)data.DIR
determines which bus receives data when OE is low. In the isolation mode
(OE high), A data is stored in one register and B data can be stored in the
other register. When an output function is disabled, the input function is still
enabled and can be used to store and transmit data. Only one of the two
buses, A or B, can be driven at a time.
The LVCH646A has been designed with a ±24mA output driver. This
driveriscapableofdrivingamoderatetoheavyloadwhilemaintainingspeed
performance.
To ensure the high-impedance state during power up or power down, OE
should be tied to VCC through a pullup resistor; the minimum value of the
resistor is determined by the current-sinking capability of the driver.
Inputs can be driven from either 3.3V or 5V devices. This feature allows
the use of this device as a translator in a mixed 3.3V/5V system environment.
The LVCH646A has “bus-hold” which retains the inputs’ last state
whenever the input goes to a high impedance. This prevents floating inputs
and eliminates the need for pull-up/down resistors.
Drive Features for LVCH646A:
– High Output Drivers:
±24mA
– Reduced system switching noise
APPLICATIONS:
5V and 3.3V mixed voltage systems
Data communication and telecommunication systems
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT74LVCH646AQ8 | LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24 |
| IDT74LVCHR16952APV | LVC/LCX/Z SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56 |
| IDT74SSTV16857PAG8 | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48 |
| IDT74SSTV16859NLG8 | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PQCC56 |
| IDT74SSTV16859PAG8 | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT74LVCHR162245APA | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT74LVCHR162245APAG | 功能描述:IC BUS TRSCVR 3-ST 16BIT 48TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 緩沖器，驅(qū)動(dòng)器，接收器，收發(fā)器 系列:74LVCHR 標(biāo)準(zhǔn)包裝:47 系列:74LVX 邏輯類型:緩沖器/線路驅(qū)動(dòng)器，非反相 元件數(shù):4 每個(gè)元件的位元數(shù):1 輸出電流高，低:4mA，4mA 電源電壓:2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:管件 |
| IDT74LVCHR162245APAG8 | 功能描述:IC BUS TRSCVR 3-ST 16BIT 48TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 緩沖器，驅(qū)動(dòng)器，接收器，收發(fā)器 系列:74LVCHR 產(chǎn)品培訓(xùn)模塊:Logic Packages 標(biāo)準(zhǔn)包裝:39 系列:74AVCH 邏輯類型:收發(fā)器，非反相 元件數(shù):2 每個(gè)元件的位元數(shù):8 輸出電流高，低:12mA，12mA 電源電壓:1.2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:管件 產(chǎn)品目錄頁(yè)面:831 (CN2011-ZH PDF) 其它名稱:568-2585-574AVCH16245DGG,512935266779512 |
| IDT74LVCHR16646APAG | 功能描述:IC SERIAL RTC LP W/I2C 56-TSSOP RoHS:是 類別:未定義的類別 >> 其它 系列:* 標(biāo)準(zhǔn)包裝:1 系列:* 其它名稱:MS305720A |
| IDT74LVCHR16646APAG8 | 功能描述:IC SERIAL RTC LP W/I2C 56-TSSOP RoHS:是 類別:未定義的類別 >> 其它 系列:* 標(biāo)準(zhǔn)包裝:1 系列:* 其它名稱:MS305720A |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。