- 您現在的位置：買賣IC網 > PDF目錄67122 > IDT74LVCH16601APF (INTEGRATED DEVICE TECHNOLOGY INC) LVC/LCX/Z SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56 PDF資料下載
參數資料
| 型號： | IDT74LVCH16601APF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 總線收發(fā)器 |
| 英文描述： | LVC/LCX/Z SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56 |
| 封裝： | 0.40 MM PITCH, TVSOP-56 |
| 文件頁數： | 1/7頁 |
| 文件大?。?/td> | 78K |
| 代理商： | IDT74LVCH16601APF |
INDUSTRIALTEMPERATURERANGE
IDT74LVCH16601A
3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER
1
CLKAB
B1
OEAB
LEAB
LEBA
CLKENBA
54
1
56
55
2
28
30
29
27
3
CLKBA
OEBA
A1
CLKENAB
CE
1D
C1
CLK
CE
1D
C1
CLK
TO 17 OTHER CHANNELS
MARCH 1999
INDUSTRIAL TEMPERATURE RANGE
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
1999 Integrated Device Technology, Inc.
DSC-4074/3
FEATURES:
Typical tSK(o) (Output Skew) < 250ps
ESD > 2000V per MIL-STD-883, Method 3015; > 200V using
machine model (C = 200pF, R = 0)
VCC = 3.3V ± 0.3V, Normal Range
VCC = 2.7V to 3.6V, Extended Range
CMOS power levels (0.4
μμμμμ W typ. static)
All inputs, outputs, and I/O are 5V tolerant
Supports hot insertion
Available in SSOP, TSSOP, and TVSOP packages
FUNCTIONAL BLOCK DIAGRAM
DRIVE FEATURES:
High Output Drivers: ±24mA
Reduced system switching noise
APPLICATIONS:
5V and 3.3V mixed voltage systems
Data communication and telecommunication systems
IDT74LVCH16601A
DESCRIPTION:
The LVCH16601A 18-bit universal bus transceiver is built using ad-
vanced dual metal CMOS technology. The LVCH16601A combines D-type
latches and D-type flip-flops to allow data flow in transparent, latched and
clocked modes.
Data flow in each direction is controlled by output-enable (
OEAB and
OEBA), latched-enable (LEAB and LEBA), and clock (CLKAB and CLKBA)
inputs. The clock can be controlled by the clock-enable (
CLKENAB and
CLKENBA) inputs.
For A-to-B data flow, the device operates in the transparent mode when
LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at
a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/
flip-flop on the low-to-high transition of CLKAB. Output enable
OEABisactive
low. When
OEAB is low, the outputs are active. When OEAB is high, the
outputs are in the high-impedance state. Data flow for B to A is similar to that
of A to B but uses
OEBA, LEBA, CLKBA and CLKENBA.
All pins can be driven from either 3.3V or 5V devices. This feature allows
the use of this device as a translator in a mixed 3.3V/5V supply system.
The LVCH16601A has been designed with a ±24mA output driver. This
driver is capable of driving a moderate to heavy load while maintaining
speed performance.
The LVCH16601A has “bus-hold” which retains the inputs’ last state
whenever the input goes to a high impedance. This prevents floating inputs
and eliminates the need for pull-up/down resistors.
3.3V CMOS 18-BIT
UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS,
5 VOLT TOLERANT I/O, BUS-HOLD
相關PDF資料 |
PDF描述 |
|---|---|
| IDT74LVCH16646APF | LVC/LCX/Z SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56 |
| IDT74LVCH16646APF8 | LVC/LCX/Z SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56 |
| IDT74LVCH16652APA8 | LVC/LCX/Z SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56 |
| IDT74LVCH16652APF8 | LVC/LCX/Z SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56 |
| IDT74LVCH16827APV8 | LVC/LCX/Z SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| IDT74LVCH16601APVG | 功能描述:IC UNIV BUS TXRX 18BIT 56SSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 通用總線函數 系列:74LVCH 產品變化通告:Product Discontinuation 09/Dec/2010 標準包裝:1,500 系列:74AVC 邏輯類型:通用總線驅動器 輸入數:- 電路數:18 位 輸出電流高，低:12mA，12mA 電源電壓:1.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:56-TFSOP（0.240"，6.10mm 寬） 供應商設備封裝:56-TSSOP 包裝:帶卷 (TR) |
| IDT74LVCH16601APVG8 | 功能描述:IC UNIV BUS TXRX 18BIT 56SSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 通用總線函數 系列:74LVCH 產品變化通告:Product Discontinuation 09/Dec/2010 標準包裝:1,500 系列:74AVC 邏輯類型:通用總線驅動器 輸入數:- 電路數:18 位 輸出電流高，低:12mA，12mA 電源電壓:1.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:56-TFSOP（0.240"，6.10mm 寬） 供應商設備封裝:56-TSSOP 包裝:帶卷 (TR) |
| IDT74LVCH16646APAG | 功能描述:IC BUS TRSCVR 3-ST 16BIT 56TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 緩沖器，驅動器，接收器，收發(fā)器 系列:74LVCH 標準包裝:47 系列:74LVX 邏輯類型:緩沖器/線路驅動器，非反相 元件數:4 每個元件的位元數:1 輸出電流高，低:4mA，4mA 電源電壓:2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.209"，5.30mm 寬） 供應商設備封裝:14-SOIC 包裝:管件 |
| IDT74LVCH16646APAG8 | 功能描述:IC BUS TRSCVR 3-ST 16BIT 56TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 緩沖器，驅動器，接收器，收發(fā)器 系列:74LVCH 標準包裝:47 系列:74LVX 邏輯類型:緩沖器/線路驅動器，非反相 元件數:4 每個元件的位元數:1 輸出電流高，低:4mA，4mA 電源電壓:2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.209"，5.30mm 寬） 供應商設備封裝:14-SOIC 包裝:管件 |
| IDT74LVCH16646APFG | 功能描述:IC BUS TRSCVR 3-ST 16BIT 56TVSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 緩沖器，驅動器，接收器，收發(fā)器 系列:74LVCH 標準包裝:47 系列:74LVX 邏輯類型:緩沖器/線路驅動器，非反相 元件數:4 每個元件的位元數:1 輸出電流高，低:4mA，4mA 電源電壓:2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.209"，5.30mm 寬） 供應商設備封裝:14-SOIC 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復。