- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378614 > IDT74LVC823A (Integrated Device Technology, Inc.) 3.3V CMOS 9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O PDF資料下載
參數(shù)資料
| 型號： | IDT74LVC823A |
| 廠商： | Integrated Device Technology, Inc. |
| 英文描述： | 3.3V CMOS 9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O |
| 中文描述： | 3.3V的CMOS 9位總線接口觸發(fā)器具有三態(tài)輸出和5伏電壓的I / O |
| 文件頁數(shù)： | 2/6頁 |
| 文件大?。?/td> | 78K |
| 代理商： | IDT74LVC823A |
INDUSTRIAL TEMPERATURE RANGE
2
IDT74LVC823A
3.3V CMOS 9-BIT BUS-INTERFACE FLIP-FLOP
Symbol
V
TERM
T
STG
I
OUT
I
IK
I
OK
I
CC
I
SS
Description
Max
Unit
V
°C
mA
mA
Termnal Voltage with Respect to GND
Storage Temperature
DC Output Current
Continuous Clamp Current,
V
I
< 0 or V
O
< 0
Continuous Current through each
V
CC
or GND
–0.5 to +6.5
–65 to +150
–50 to +50
–50
±100
mA
ABSOLUTE MAX IMUM RATINGS
(1)
NOTE:
1. Stresses greater than those listed under ABSOLUTE MAXIMUMRATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximumrating
conditions for extended periods may affect reliability.
PIN CONFIGURATION
SSOP/ QSOP/ TSSOP
TOP VIEW
NOTE:
1. As applicable to the device type.
Symbol
C
IN
C
OUT
C
I/O
Parameter
(1)
Input Capacitance
Output Capacitance
I/O Port Capacitance
Conditions
V
IN
= 0V
V
OUT
= 0V
V
IN
= 0V
Typ.
4.5
5.5
6.5
Max.
6
8
8
Unit
pF
pF
pF
CAPACITANCE
(T
A
= +25°C, F = 1.0MHz)
2
3
1
1
D
V
CC
20
19
18
5
Q
4
Q
6
Q
2
Q
1
Q
3
Q
15
8
Q
9
Q
16
9
10
8
D
7
Q
23
22
24
21
17
OE
5
6
6
D
7
4
D
5
D
4
2
D
3
D
8
9
D
7
D
13
CLKEN
CLK
14
11
12
CLR
GND
FUNCTION TABLE
(EACH FLIP-FLOP)
(1)
Inputs
OE
CLR
CLKEN
L
L
X
L
H
L
L
H
L
L
H
H
H
X
X
NOTES:
1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Dont Care
Z = High Impedance
↑
= LOW-to-HIGH transition
2. Output level before indicated steady-state input conditions were established.
Outputs
xQ
L
H
L
Q
(2)
Z
CLK
X
↑
↑
X
X
xD
X
H
L
X
X
Pin Names
OE
CLK
CLKEN
CLR
xD
xQ
Description
Output Enable Input (Active LOW)
Clock Input
Clock Enable Input (Active LOW)
Clear Input (Active LOW)
Data Inputs
Data Outputs
PIN DESCRIPTION
相關PDF資料 |
PDF描述 |
|---|---|
| IDT74LVC823APG | 3.3V CMOS 9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O |
| IDT74LVC823APY | 3.3V CMOS 9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O |
| IDT74LVC823AQ | 3.3V CMOS 9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O |
| IDT74LVC827A | 3.3V CMOS 10-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O |
| IDT74LVCH162244A | Adjustable Precision Shunt Regulator 3-SOT-89 0 to 70 |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT74LVC827APY | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT74LVC827ASO | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT74LVC861AEPG | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Integrated Device Technology Inc 功能描述: |
| IDT74LVC863AESO | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Integrated Device Technology Inc 功能描述: |
| IDT74LVCC3245APGG | 功能描述:IC BUS TRANSCVR 3-ST 8B 24TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 變換器 系列:74LVCC 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:100 系列:- 邏輯功能:變換器，雙向 位數(shù):2 輸入類型:CMOS 輸出類型:CMOS 數(shù)據(jù)速率:16Mbps 通道數(shù):2 輸出/通道數(shù)目:1 差分 - 輸入:輸出:無/無 傳輸延遲（最大）:15ns 電源電壓:1.65 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:10-UFQFN 供應商設備封裝:10-UTQFN（1.4x1.8） 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復。