參數(shù)資料
型號(hào)： IDT74LVC11APGG
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類： 通用總線功能
英文描述： 3.3V CMOS TRIPLE 3-INPUT AND GATE WITH 5 VOLT TOLERANT I/O
中文描述： LVC/LCX/Z SERIES, TRIPLE 3-INPUT AND GATE, PDSO14
封裝： GREEN, TSSOP-14
文件頁(yè)數(shù)： 1/5頁(yè)
文件大?。?/td> 55K
代理商： IDT74LVC11APGG
INDUSTRIAL TEMPERATURE RANGE
IDT74LVC11A
3.3V CMOS TRIPLE 3-INPUT AND GATE WITH 5V TOLERANT I/O
1
MARCH 1999
INDUS T RIAL T E MPE RAT URE RANGE
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
1999 Integrated Device Technology, Inc.
DSC-5155/2
FEATURES:
0.5 MICRON CMOS Technology
ESD > 2000V per MIL-STD-883, Method 3015; > 200V using
machine model (C = 200pF, R = 0)
V
CC
= 3.3V ± 0.3V, Normal Range
V
CC
= 2.7V to 3.6V, Extended Range
CMOS power levels (0.4
μ
W typ. static)
Rail-to-Rail output swing for increased noise margin
All inputs, outputs, and I/Os are 5V tolerant
Supports hot insertion
Available in SOIC, SSOP, and TSSOP packages
FUNCTIONAL BLOCK DIAGRAM
DRIV E FEATURES:
High Output Drivers: ±24mA
Reduced system switching noise
PIN CONFIGURATION
APPLICATIONS:
3.3V high speed systems
3.3V and lower voltage computing systems
IDT74LVC11A
DESCRIPTION:
The LVC11A triple 3-input AND gate is built using advanced dual metal
CMOS technology. The LVC11A device provides the 3-input AND
function.
Inputs can be driven fromeither 3.3V or 5V devices. This feature allows
the use of this device as a translator in a mxed 3.3V/5V systemenviron-
ment.
The LVC11A has been designed with a ±24mA output driver. This driver
is capable of driving a moderate to heavy load while maintaining speed
performance.
SOIC/ SSOP/ TSSOP
TOP VIEW
3.3V CMOS
TRIPLE 3-INPUT AND GATE
WITH 5 VOLT TOLERANT I/O
xA
xB
xY
xC
2
3
1
1
B
V
CC
1
A
5
6
4
GND
7
13
12
14
10
9
11
8
2
A
2
C
2
B
2
Y
1
Y
1
C
3
C
3
A
3
B
3
Y
PIN DESCRIPTION
Pin Number
1, 3, 9
2, 4, 10
7
12, 6, 8
13, 5, 11
14
Symbol
1A - 3A
1B - 3B
GND
1Y - 3Y
Name and Function
Data Inputs
Data Inputs
Ground (0V)
Data Outputs
1C - 3C
V
CC
Data Inputs
Positive Supply Voltage
FUNCTION TABLE
(1)
Inputs
xB
L
L
H
H
L
L
H
H
Outputs
xY
L
L
L
L
xA
L
L
L
L
H
H
H
H
xC
L
H
L
H
L
H
L
H
L
L
L
H
NOTE:
1. H = HIGH Voltage Level
L = LOW Voltage Level
相關(guān)PDF資料
PDF描述
IDT74LVC125APG 3.3V CMOS QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O
IDT74LVC125A Adjustable Precision Shunt Regulator 3-TO-92 -40 to 85
IDT74LVC125APY Adjustable Precision Shunt Regulator 3-TO-92 -40 to 85
IDT74LVC125ADC 3.3V CMOS QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O
IDT74LVC138A 3.3V CMOS 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER WITH 5 VOLT TOLERANT I/O
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT74LVC138ADC 制造商:Integrated Device Technology Inc 功能描述:
IDT74LVC162244APA 制造商:Integrated Device Technology Inc 功能描述:
IDT74LVC162244APAG 功能描述:IC BUFF DVR TRI-ST 16BIT 48TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 緩沖器，驅(qū)動(dòng)器，接收器，收發(fā)器 系列:74LVC 標(biāo)準(zhǔn)包裝:2,000 系列:74LVCH 邏輯類型:緩沖器/線路驅(qū)動(dòng)器，非反相 元件數(shù):2 每個(gè)元件的位元數(shù):4 輸出電流高，低:24mA，24mA 電源電壓:1.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:20-SOIC 包裝:帶卷 (TR)
IDT74LVC162244APAG8 功能描述:IC BUFF DVR TRI-ST 16BIT 48TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 緩沖器，驅(qū)動(dòng)器，接收器，收發(fā)器 系列:74LVC 標(biāo)準(zhǔn)包裝:47 系列:74LVX 邏輯類型:緩沖器/線路驅(qū)動(dòng)器，非反相 元件數(shù):4 每個(gè)元件的位元數(shù):1 輸出電流高，低:4mA，4mA 電源電壓:2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:管件
IDT74LVC162244APFG 功能描述:IC BUFF DVR TRI-ST 16BIT 48TVSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 緩沖器，驅(qū)動(dòng)器，接收器，收發(fā)器 系列:74LVC 標(biāo)準(zhǔn)包裝:47 系列:74LVX 邏輯類型:緩沖器/線路驅(qū)動(dòng)器，非反相 元件數(shù):4 每個(gè)元件的位元數(shù):1 輸出電流高，低:4mA，4mA 電源電壓:2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:管件
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*