參數(shù)資料
型號: IDT74H16501PA
廠商: Integrated Device Technology, Inc.
英文描述: 3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD
中文描述: 3.3V的CMOS 18位通用總線收發(fā)器和三態(tài)輸出和總線狀態(tài)保持
文件頁數(shù): 1/7頁
文件大?。?/td> 78K
代理商: IDT74H16501PA
INDUSTRIAL TEMPERATURE RANGE
IDT74ALVCH16501
3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS
1
J ANUARY 2004
INDUS T RIAL T E MPE RAT URE RANGE
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
2004 Integrated Device Technology, Inc.
DSC-4738/2
FEATURES:
0.5 MICRON CMOS Technology
Typical t
SK(o)
(Output Skew) < 250ps
ESD > 2000V per MIL-STD-883, Method 3015; > 200V using
machine model (C = 200pF, R = 0)
V
CC
= 3.3V ± 0.3V, Normal Range
V
CC
= 2.7V to 3.6V, Extended Range
V
CC
= 2.5V ± 0.2V
CMOS power levels (0.4
μ
W typ. static)
Rail-to-Rail output swing for increased noise margin
Available in SSOP and TSSOP packages
FUNCTIONAL BLOCK DIAGRAM
IDT74ALVCH16501
3.3V CMOS 18-BIT UNIVERSAL
BUS TRANSCEIVER WITH
3-STATE OUTPUTS
AND BUS-HOLD
DE S CRIPT ION:
This 18-bit universal bus transceiver is built using advanced dual metal
CMOS technology. Data flow in each direction is controlled by output-enable
(OEAB and
OEBA
), latch enable (LEAB and LEBA), and clock (CLKAB and
CLKBA) inputs. For A-to-B data flow, the device operates in the transparent
mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB
is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/
flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs
are active. When OEAB is low, the outputs are in the high-impedance state.
Data flow for B to A is simliar to that of A to B but uses
OEBA
, LEBA, and CLKBA.
The output enables are complementary (OEAB is active high and
OEBA
is active
low).
The ALVCH16501 has been designed with a ±24mA output driver. This
driver is capable of driving a moderate to heavy load while maintaining speed
performance.
The ALVCH16501 has “bus-hold” which retains the inputs’ last state
whenever the input bus goes to a high impedance. This prevents floating inputs
and elimnates the need for pull-up/down resistors.
DRIV E FEATURES:
High Output Drivers: ±24mA
Suitable for heavy loads
B
1
A
1
OEBA
CLKBA
LEBA
CLKAB
OEAB
TO 17 OTHER CHANNELS
C1
1D
CLK
3
27
30
28
2
55
1
54
LEAB
C1
1D
CLK
APPLICATIONS:
3.3V high speed systems
3.3V and lower voltage computing systems
相關(guān)PDF資料
PDF描述
IDT74H16501PV 3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD
IDT74ALVCH16652 3.3V CMOS 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS AND BUS-HOLD
IDT74FCT162511AT FAST CMOS 16-BIT REGISTERED/LATCHED TRANSCEIVER WITH PARITY
IDT74FCT162511ATE FAST CMOS 16-BIT REGISTERED/LATCHED TRANSCEIVER WITH PARITY
IDT74FCT162511ATEB CAP 10UF 10V 10% TANT SMD-3528-12 TR-7-PL SN100% LOWESR-3500
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT74LVC112APY 制造商:Integrated Device Technology Inc 功能描述:Flip Flop, Dual, J/K Type, 16 Pin, Plastic, SSOP
IDT74LVC138ADC 制造商:Integrated Device Technology Inc 功能描述:
IDT74LVC162244APA 制造商:Integrated Device Technology Inc 功能描述:
IDT74LVC162244APAG 功能描述:IC BUFF DVR TRI-ST 16BIT 48TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 緩沖器,驅(qū)動器,接收器,收發(fā)器 系列:74LVC 標(biāo)準(zhǔn)包裝:2,000 系列:74LVCH 邏輯類型:緩沖器/線路驅(qū)動器,非反相 元件數(shù):2 每個元件的位元數(shù):4 輸出電流高,低:24mA,24mA 電源電壓:1.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:20-SOIC 包裝:帶卷 (TR)
IDT74LVC162244APAG8 功能描述:IC BUFF DVR TRI-ST 16BIT 48TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 緩沖器,驅(qū)動器,接收器,收發(fā)器 系列:74LVC 標(biāo)準(zhǔn)包裝:47 系列:74LVX 邏輯類型:緩沖器/線路驅(qū)動器,非反相 元件數(shù):4 每個元件的位元數(shù):1 輸出電流高,低:4mA,4mA 電源電壓:2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:管件