參數(shù)資料
型號(hào)： IDT72V71660DR
廠商： IDT, Integrated Device Technology Inc
文件頁(yè)數(shù)： 16/20頁(yè)
文件大?。?/td> 0K
描述： IC DGTL SW 16382X16384 208-PQFP
標(biāo)準(zhǔn)包裝： 12
系列： 72V
類(lèi)型： 多路復(fù)用器
獨(dú)立電路： 4
電壓電源： 單電源
電源電壓： 3 V ~ 3.6 V
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 208-BFQFP
供應(yīng)商設(shè)備封裝： 208-PQFP（28x28）
包裝： 托盤(pán)
其它名稱(chēng)： 72V71660DR
5
INDUSTRIAL TEMPERATURERANGE
IDT72V71660 3.3V TIME SLOT INTERCHANGE
DIGITAL SWITCH 16,384 x 16,384
DESCRIPTION (CONTINUED)
The 64 serial input streams (RX) of the IDT72V71660 can run up to
16.384Mb/s allowing 256 channels per 125
s frame. The data rates on the
output streams (TX) are identical to those on the input streams (RX).
Withtwomainoperatingmodes,ProcessorModeandConnectionMode,the
IDT72V71660 can easily switch data from incoming serial streams (Data
Memory) or from the controlling microprocessor via Connection Memory. As
controlandstatusinformationiscriticalindatatransmission,theProcessorMode
isespeciallyusefulwhentherearemultipledevicessharingtheinputandoutput
streams.
With data coming from multiple sources and through different paths, data
enteringthedeviceisoftendelayed.Tohandlethisproblem,theIDT72V71660
hasaFrameEvaluationfeaturetoallowindividualstreamstobeoffsetfromthe
frame pulse in half clock-cycle intervals up to +7.5 clock cycles.
The IDT72V71660 also provides a JTAG Test Access Port, memory block
programming,asimplemicroprocessorinterfaceandautomaticST-BUS/GCI
sensing to shorten setup time, aid in debugging and ease use of the device
withoutsacrificingcapabilities.
FUNCTIONAL DESCRIPTION
DATA AND CONNECTION MEMORY
All data that comes in through the RX inputs go through a serial-to-parallel
conversion before being stored into internal Data Memory. The 8 KHz frame
pulse (FP) is used to mark the 125
s frame boundaries and to sequentially
address the input channels in Data Memory.
DataoutputontheTXstreamsmaycomefromeithertheserialinputstreams
(Data Memory) or from the microprocessor (Connection Memory). In the case
thatRXinputdataistobeoutput,theaddressesinConnectionMemoryareused
to specify a stream and channel of the input. The Connection Memory is setup
in such a way that each location corresponds to an output channel for each
particularstream.Inthatway,morethanonechannelcanoutputthesamedata.
InProcessorMode,themicroprocessorwritesdatatotheConnectionMemory
locationscorrespondingtothestreamandchannelthatistobeoutput.Thelower
half(8leastsignificantbits)oftheConnectionMemoryisoutputeveryframeuntil
the microprocessor changes the data or mode of the channel. By using this
Processor Mode capability, the microprocessor can access input and output
time-slots on a per-channel basis.
The two most significant bits of the Connection Memory are used to control
theper-channel modeoftheoutputstreams.Specifically,theMOD1-0bitsare
usedtoselectProcessorMode,ConstantorVariabledelayMode,andthehigh-
impedancestateofoutputdrivers.IftheMOD1-0bitsaresetto1-1accordingly,
only that particular output channel (8 bits) will be in the high-impedance state.
If however, the ODE input pin is LOW and the Output Standby Bit in the Control
Register is LOW, all of the outputs will be in a high-impedance state even if a
particular channel in Connection Memory has enabled the output for that
channel.Inotherwords,theODEpinandOutputStandBycontrolbitaremaster
output enables for the device (See Table 3).
SERIAL DATA INTERFACE TIMING
When a 16.384Mb/s serial data rate is required, the master clock frequency
will be running at 16.384 MHz resulting in a single-bit per clock. For all other
cases,2.048Mb/s,4.096Mb/s,and8.192Mb/s,themasterclockfrequencywill
be twice the data rate on the serial streams, resulting in two clocks per bit. Use
Table 5 to determine clock speed and the DR1-0 bits in the Control Register to
setup the device. The IDT72V71660 provides two different interface timing
modes, ST-BUS or GCI. The IDT72V71660 automatically detects the pres-
ence of an input frame pulse and identifies it as either ST-BUS or GCI.
In ST-BUS, when running at 16.384 MHz, data is clocked out on the falling
edge and is clocked in on the subsequent rising-edge. At all other data rates,
there are two clock cycles per bit and every second falling edge of the master
clock marks a bit boundary and the data is clocked in on the rising edge of CLK,
three quarters of the way into the bit cell. See Figure 14 for timing.
In GCI format, when running at 16.384 MHz, data is clocked out on the rising
edge and is clocked in on the subsequent falling edge. At all other data rates,
there are two clock cycles per bit and every second rising edge of the master
clock marks the bit boundary and data is clocked in on the falling edge of CLK
at three quarters of the way into the bit cell. See Figure 15 for timing.
INPUT FRAME OFFSET SELECTION
Input frame offset selection allows the channel alignment of individual input
streamstobeoffsetwithrespecttotheoutputstreamchannelalignment.Although
all input data comes in at the same speed, delays can be caused by variable
path serial backplanes and variable path lengths which may be implemented
in large centralized and distributed switching systems. Because data is often
delayed, this feature is useful in compensating for the skew between input
streams.
Each input stream can have its own delay offset value by programming the
frameinputoffsetregisters(FOR,Table8).Themaximumallowableskewis+7.5
master clock (CLK) periods forward with a resolution of clock period, see
Table 9. The output frame cannot be adjusted.
SERIAL INPUT FRAME ALIGNMENT EVALUATION
The IDT72V71660 provides the Frame Evaluation input to determine
different data input delays with respect to the frame pulse FP. A measurement
cycle is started by setting the Start Frame Evaluation bit of the Control Register
LOW for at least one frame. When the Start Frame Evaluation bit in the Control
RegisterischangedfromLOWtoHIGH,theevaluationstarts.Twoframeslater,
the Complete Frame Evaluation bit of the Frame Alignment Register changes
from LOW to HIGH to signal that a valid offset measurement is ready to be read
from bits 0 to 11 of the Frame Alignment Register. The Start Frame Evaluation
bit must be set to zero before a new measurement cycle is started.
InST-BUSmode,thefallingedgeoftheframemeasurementsignal(Frame
Evaluation) is evaluated against the falling edge of the ST-BUS frame pulse.
InGCImode,therisingedgeofFrameEvaluationisevaluatedagainsttherising
edge of the GCI frame pulse. See Table 7 and Figure 1 for the description of
the Frame Alignment Register.
MEMORY BLOCK PROGRAMMING
The IDT72V71660 provides users with the capability of initializing the entire
Connection Memory block in two frames. To set bits 14 and 15 of every
Connection Memory location, first program the desired pattern in the Block
ProgrammingDataBits(BPD1-0),locatedinbits7and8oftheControlRegister.
The block programming mode is enabled by setting the Memory Block
ProgrambitoftheControlRegisterHIGH.WhentheBlockProgrammingEnable
bit of the Control Register is set to HIGH, the Block Programming Data will be
loaded into the bits 14 and 15 of every Connection Memory location. The other
ConnectionMemorybits(bit0tobit13)areloadedwithzeros.Whenthememory
block programming is complete, the device resets the Block Programming
Enable , BPD 1-0 and MBP bits to zero.
相關(guān)PDF資料
PDF描述
IDT72V73250BB IC DGTL SW 8192X8192 144-BGA
IDT72V73260DAG IC DGTL SW 16384X16384 144-TQFP
IDT72V73263BB IC DGTL SW 16384X16384 208-BGA
IDT72V73273BBG IC DGTL SW 32768X32768 208-BGA
IDT72V845L10PF IC FIFO SYNC 4096X18 128QFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT72V72100L10BB 功能描述:IC FIFO 131KX36 10NS 256BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱(chēng):74F433
IDT72V72100L10BBG 功能描述:IC FIFO 131KX36 10NS 256BGA RoHS:是 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱(chēng):74F433
IDT72V72100L15BB 功能描述:IC FIFO 131KX36 15NS 256BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱(chēng):74F433
IDT72V7230L10BB 功能描述:IC FIFO 1024X36 10NS 256BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱(chēng):74F433
IDT72V7230L10BBG 功能描述:IC FIFO 1024X36 10NS 256BGA RoHS:是 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱(chēng):74F433
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*