參數(shù)資料
型號(hào): IDT72V70840DAG
廠商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 14/20頁(yè)
文件大?。?/td> 0K
描述: IC DGTL SW 4096X4096 144-TQFP
標(biāo)準(zhǔn)包裝: 30
系列: 72V
類型: 多路復(fù)用器
電路: 1 x 32:32
獨(dú)立電路: 1
電壓電源: 單電源
電源電壓: 3 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 144-LQFP
供應(yīng)商設(shè)備封裝: 144-TQFP(20x20)
包裝: 托盤(pán)
其它名稱: 72V70840DAG
3
COMMERCIALTEMPERATURERANGE
IDT72V70840 3.3V TIME SLOT INTERCHANGE
DIGITAL SWITCH 4,096 x 4,096
PIN DESCRIPTION
SYMBOL
NAME
I/O
DESCRIPTION
GND
Ground.
Ground Rail.
VCC
+3.3 Volt Power Supply.
TX0-31
TX Output 0 to 31
O
Serial data output stream. These streams may have a data rate of 2.048 Mb/s, 4.096 Mb/s or 8.192 Mb/s.
(Three-state Outputs)
RX0-31
RX Input 0 to 31
I
Serial data input stream. These streams may have a data rate of 2.048 Mb/s, 4.096 Mb/s or 8.192 Mb/s.
F0i
Frame Pulse
I
This input accepts and automatically identifies frame synchronization signals formatted according to
ST-BUS and GCI specifications.
FE/HCLK Frame Evaluation/
I
When LOW, this pin is the frame measurement input. When HIGH, the HCLK (4.096 MHZ clock) is required
HCLK Clock
If this pin is unused, an external pull-up or pull-down must be provided.
CLK
Clock
I
Serial clock for shifting data in/out on the serial streams (RX/TX 0-31). This input accepts a 4.096 MHz clock
when data streams @ 2.048 Mb/s, a 8.192 MHz clock when data streams @ 4.096 Mb/s, a 16.384 MHz
clock when data streams @ 8.192 Mb/s.
TMS
Test Mode Select
I
JTAG signal that controls the state transitions of the TAP controller. This pin is pulled HIGH by an internal
pull-up when not driven.
TDI
Test Serial Data In
I
JTAG serial test instructions and data are shifted in on this pin. This pin is pulled HIGH by an internal pull-up
when not driven.
TDO
Test Serial Data Out
O
JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high-impedance state
when JTAG scan is not enabled.
TCK
Test Clock
I
Provides the clock to the JTAG test logic.
TRST
Test Reset
I
Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-reset state. This pin is
pulled by an internal pull-up when not driven. This pin should be pulsed LOW on power-up, or held LOW,
to ensure that the IDT72V70840 is in the normal functional mode.
RESET
Device Reset
I
This input (active LOW) puts the IDT72V70840 in its reset state that clears the device internal counters,
(Schmitt Trigger Input)
registers and brings TX0-31 and microport data outputs to a high-impedance state. The time constant for a
power up reset circuit must be a minimum of five times the rise time of the power supply. In normal operation,
the
RESET pin must be held LOW for a minimum of 100ns to reset the device.
WFPS
Wide Frame Pulse Select
I
When 1, enables the wide frame pulse (SFP) Frame Alignment interface. When 0, the device operates in
ST-BUS /GCI mode.
DS
Data Strobe
I
This active LOW input works in conjunction with
CS to enable the read and write operations.
R/
W
Read/Write
I
This input controls the direction of the data bus lines during a microprocessor access.
CS
Chip Select
I
Active LOW input used by a microprocessor to activate the microprocessor port of IDT72V70840.
A0-13
Address Bus 0 to 13
I
These pins allow direct access to Connection Memory, Data Memory and internal control registers.
D0-15
Data Bus 0-15
I/O
These pins are the data bits of the microprocessor port.
DTA
Data Transfer
O
This active LOW signal indicates that a data bus transfer is complete. When the bus cycle ends, this pin
Acknowledgment
drives HIGH and then goes high-impedance, allowing for faster bus cycles with a weaker pull-up resistor. A
pull-up resistor is required to hold a HIGH level when the pin is in high-impedance.
ODE
Output Drive Enable
I
This is the output enable control for the TX0-31 serial outputs. When ODE input is LOW and the OSB bit of
the CR register is LOW, TX0-31 are in a high-impedance state. If this input is HIGH, the TX0-31 output
drivers are enabled. However, each channel may still be put into a high-impedance state by using the per
channel control bit in the connection memory.
for frame alignment in the wide frame pulse (WFP) mode. There is no internal pull-up or pull-down.
相關(guān)PDF資料
PDF描述
IDT72V71623BCG IC DGTL SW 2048X2048 144-BGA
IDT72V71643BCG IC DGTL SW 4096X4096 144-BGA
IDT72V71650BB IC DGTL SW 8192X8192 144-BGA
IDT72V71660DR IC DGTL SW 16382X16384 208-PQFP
IDT72V73250BB IC DGTL SW 8192X8192 144-BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT72V71623BC 功能描述:IC DGTL SW 2048X2048 144-BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - 信號(hào)開(kāi)關(guān),多路復(fù)用器,解碼器 系列:72V 標(biāo)準(zhǔn)包裝:48 系列:74VHC 類型:多路復(fù)用器 電路:4 x 2:1 獨(dú)立電路:1 輸出電流高,低:8mA,8mA 電壓電源:單電源 電源電壓:2 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:管件
IDT72V71623BC8 功能描述:IC DGTL SW 2048X2048 144-BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - 信號(hào)開(kāi)關(guān),多路復(fù)用器,解碼器 系列:72V 標(biāo)準(zhǔn)包裝:48 系列:74VHC 類型:多路復(fù)用器 電路:4 x 2:1 獨(dú)立電路:1 輸出電流高,低:8mA,8mA 電壓電源:單電源 電源電壓:2 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:管件
IDT72V71623BCG 功能描述:IC DGTL SW 2048X2048 144-BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 信號(hào)開(kāi)關(guān),多路復(fù)用器,解碼器 系列:72V 標(biāo)準(zhǔn)包裝:48 系列:74VHC 類型:多路復(fù)用器 電路:4 x 2:1 獨(dú)立電路:1 輸出電流高,低:8mA,8mA 電壓電源:單電源 電源電壓:2 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:管件
IDT72V71623BCG8 功能描述:IC DGTL SW 2048X2048 144-BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 信號(hào)開(kāi)關(guān),多路復(fù)用器,解碼器 系列:72V 標(biāo)準(zhǔn)包裝:48 系列:74VHC 類型:多路復(fù)用器 電路:4 x 2:1 獨(dú)立電路:1 輸出電流高,低:8mA,8mA 電壓電源:單電源 電源電壓:2 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:管件
IDT72V71623DA 功能描述:IC DGTL SW 2048X2048 144-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - 信號(hào)開(kāi)關(guān),多路復(fù)用器,解碼器 系列:72V 標(biāo)準(zhǔn)包裝:48 系列:74VHC 類型:多路復(fù)用器 電路:4 x 2:1 獨(dú)立電路:1 輸出電流高,低:8mA,8mA 電壓電源:單電源 電源電壓:2 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:管件