- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4584 > IDT72V51446L7-5BB8 (IDT, Integrated Device Technology Inc)IC FLOW CTRL MULTI QUEUE 256-BGA PDF資料下載
參數(shù)資料
| 型號： | IDT72V51446L7-5BB8 |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 20/57頁 |
| 文件大小： | 0K |
| 描述： | IC FLOW CTRL MULTI QUEUE 256-BGA |
| 標準包裝： | 1,000 |
| 類型： | 多隊列流量控制 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 256-BBGA |
| 供應商設備封裝： | 256-BGA（17x17） |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 72V51446L7-5BB8 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
27
IDT72V51436/72V51446/72V51456 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES
(16 QUEUES) 36 BIT WIDE CONFIGURATION 589,824, 1,179,648 and 2,359,296 bits
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
PAFn - DIRECT BUS
IfFMisLOWatmasterresetthenthe
PAFnbusoperatesinDirect(addressed)
mode. In direct mode the user can address the sector of queues they require
to be placed on to the
PAFn bus. For example, consider the operation of the
PAFnbuswhen10queueshavebeensetup.Tooutputstatusofthefirstsector,
Queue[0:7] the WRADD bus is used in conjunction with the FSTR (
PAF flag
strobe) input and WCLK. The address present on the significant bit of the
WRADDbuswithFSTRHIGHwillbeselectedasthesectoraddressonarising
edge of WCLK. So to address sector 1, Queue[0:7] the WRADD bus should be
loaded with “xxxxxx0”, the
PAFnbuswillchangestatustoshowthenewsector
selected1WCLKcycleaftersectorselection.
PAFn[0:7]getsstatusofqueues,
Queue[0:7] respectively.
To address the second sector, Queue[8:15], the WRADD address is
“xxxxxx1”.
PAF[0:1]getsstatusofqueues,Queue[9:10]respectively.Remem-
ber,only10queuesweresetup,sowhensector2isselectedtheunusedoutputs
PAF[2:7] will be don't care states.
Note, that if a read or write operation is occurring to a specific queue, say
queue ‘x’ on the same cycle as a sector switch which will include the queue ‘x’,
then there may be an extra WCLK cycle delay before that queues status is
correctly shown on the respective output of the
PAFnbus.However,theactive
PAFflagwillshowcorrectstatusatalltimes.
Sectorscanbeselectedonconsecutiveclockcycles,thatisthesectoronthe
PAFnbuscanchangeeveryWCLKcycle.Also,datapresentontheinputbus,
Din, can be written into a queue on the same WCLK rising edge that a sector
isbeingselected,theonlyrestrictionbeingthatawritequeueselectionand
PAFn
sector selection cannot be made on the same cycle.
If 8 or less queues are setup then queues, Queue[0:7] have their
PAFstatus
output on
PAF[0:7]constantly.
Whenthemulti-queuedevicesareconnectedinexpansionofmorethanone
devicethe
PAFnbussesofalldevicesareconnectedtogether,whenswitching
between sectors of different devices the user must utilize the 3 most significant
bits of the WRADD address bus (as well as the 2 LSb’s). These 3 MSb’s
correspond to the device ID inputs, which are the static inputs, ID0, ID1 & ID2.
Please refer to Figure 27
PAFn - Direct Mode Sector Selection for timing
information. Also refer to Table 1, Write Address Bus, WRADD.
PAFn – POLLED BUS
If FM is HIGH at master reset then the
PAFnbusoperatesinPolled(looped)
mode. In polled mode the
PAFnbusautomaticallycyclesthroughthe2sectors
within the device regardless of how many queues have been setup in the part.
EveryrisingedgeoftheWCLKcausesthenextsectortobeloadedonthe
PAFn
bus. The device configured as the master (MAST input tied HIGH), will take
control of the
PAFn after MRS goesLOW.ForthewholeWCLKcyclethatthe
first sector is on
PAFntheFSYNC(PAFnbussync)outputwillbeHIGH,forthe
2nd sector, this FSYNC output will be LOW. This FSYNC output provides the
user with a mark with which they can synchronize to the
PAFnbus,FSYNCis
always HIGH for the WCLK cycle that the first sector of a device is present on
the
PAFn bus.
When devices are connected in expansion mode, only one device will be
set as the Master, MAST input tied HIGH, all other devices will have MAST tied
LOW. The master device is the first device to take control of the
PAFnbusand
will place its first sector on the bus on the rising edge of WCLK after the
MRS
input goes HIGH. For the next 3 WCLK cycles the master device will maintain
control of the
PAFn bus and cycle its sectors through it, all other devices hold
their
PAFnoutputsinHigh-Impedance.Whenthemasterdevicehascycledits
sectorsitpassesatokentothenextdeviceinthechainandthatdeviceassumes
control of the
PAFn bus and then cycles its sectors and so on, the PAFn bus
controltokenbeingpassedonfromdevicetodevice.Thistokenpassingisdone
via the FXO outputs and FXI inputs of the devices (“
PAF Expansion Out” and
“
PAFExpansionIn”).TheFXOoutputofthemasterdeviceconnectstotheFXI
oftheseconddeviceinthechainandtheFXOofthesecondconnectstotheFXI
of the third and so on. The final device in a chain has its FXO connected to the
FXI of the first device, so that once the
PAFnbushascycledthroughallsectors
of all devices, control of the
PAFn will pass to the master device again and so
on. The FSYNC of each respective device will operate independently and
simply indicate when that respective device has taken control of the bus and is
placing its first sector on to the
PAFn bus.
When operating in single device mode the FXI input must be connected to
theFXOoutputofthesamedevice.Insingledevicemodeatokenisstillrequired
to be passed into the device for accessing the
PAFn bus.
Please refer to Figure 30,
PAFn Bus – Polled Mode for timing information.
PAEn/PRn FLAG BUS OPERATION
The IDT72V51436/72V51446/72V51456 multi-queue flow-control devices
canbeconfiguredforupto16queues,eachqueuehavingitsownalmostempty/
packetreadystatus.Anactivequeuehasitsflagstatusoutputtothediscreteflags,
OV, PAE and PR, on the read port. Queues that are not selected for a read
operationcanhavetheir
PAE/PRstatusmonitoredviathePAEn/PRnbus.The
PAEn/PRnflagbusis8bitswide,sothat8queuesatatimecanhavetheirstatus
output to the bus. If 9 or more queues are setup within a device then there are
2 methods by which the device can share the bus between queues, "Direct"
mode and "Polled" mode depending on the state of the FM (Flag Mode) input
during a Master Reset. If 8 or less queues are setup within a device then each
will have its own dedicated output from the bus. If 8 or less queues are setup
in single device mode, it is recommended to configure the
PAFnbustopolled
mode as it does not require using the write address (WRADD).
PAEn/PRn - DIRECT BUS
If FM is LOW at master reset then the
PAEn/PRn bus operates in Direct
(addressed) mode. In direct mode the user can address the sector of queues
they require to be placed on to the
PAEn/PRnbus.Forexample,considerthe
operation of the
PAEn/PRn bus when 10 queues have been setup. To output
statusofthefirstsector,Queue[0:7]theRDADDbusisusedinconjunctionwith
the ESTR (
PAE/PR flagstrobe)inputandRCLK.Theaddresspresentonthe
least significant bit of the RDADD bus with ESTR HIGH will be selected as the
sector address on a rising edge of RCLK. So to address sector 1, Queue[0:7]
the RDADD bus should be loaded with “xxxxxx0”, the
PAEn/PRn bus will
change status to show the new sector selected 1 RCLK cycle after sector
selection.
PAEn[0:7]getsstatusofqueues,Queue[0:7]respectively.
To address the second sector, Queue[8:15], the RDADD address is
“xxxxxx1”.
PAE[0:1]getsstatusofqueues,Queue[9:10]respectively.Remem-
ber,only10queuesweresetup,sowhensector2isselectedtheunusedoutputs
PAE[2:7] will be don't care states.
Note, that if a read or write operation is occurring to a specific queue, say
queue ‘x’ on the same cycle as a sector switch which will include the queue ‘x’,
then there may be an extra RCLK cycle delay before that queues status is
correctly shown on the respective output of the
PAEn/PRn bus.
Sectorscanbeselectedonconsecutiveclockcycles,thatisthesectoronthe
PAEn/PRn bus can change every RCLK cycle. Also, data can be read out of
a queue on the same RCLK rising edge that a sector is being selected, the only
restriction being that a read queue selection and
PAEn/PRn sector selection
cannot be made on the same RCLK cycle.
If 8 or less queues are setup then queues, Queue[0:7] have their
PAE/PR
status output on
PAE[0:7]constantly.
Whenthemulti-queuedevicesareconnectedinexpansionofmorethanone
device the
PAEn/PRn busses of all devices are connected together, when
相關PDF資料 |
PDF描述 |
|---|---|
| LFECP10E-3FN484I | IC FPGA 10.2KLUTS 484FPBGA |
| LFECP10E-4FN484C | IC FPGA 10.2KLUTS 484FPBGA |
| LFEC10E-3FN484I | IC FPGA 10.2KLUTS 484FPBGA |
| LFEC10E-4FN484C | IC FPGA 10.2KLUTS 484FPBGA |
| LFECP10E-3FN256I | IC FPGA 10.2KLUTS 256FPBGA |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IDT72V51446L7-5BBI | 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT72V51453L6BB | 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT72V51453L6BB8 | 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT72V51453L7-5BB | 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT72V51453L7-5BB8 | 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
發(fā)布緊急采購，3分鐘左右您將得到回復。