參數(shù)資料
型號(hào)： IDT72V51436L7-5BB8
廠商： IDT, Integrated Device Technology Inc
文件頁(yè)數(shù)： 17/57頁(yè)
文件大?。?/td> 0K
描述： IC FLOW CTRL MULTI QUEUE 256-BGA
標(biāo)準(zhǔn)包裝： 1,000
類型： 多隊(duì)列流量控制
安裝類型： 表面貼裝
封裝/外殼： 256-BBGA
供應(yīng)商設(shè)備封裝： 256-BGA（17x17）
包裝： 帶卷 (TR)
其它名稱： 72V51436L7-5BB8
24
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
IDT72V51436/72V51446/72V51456 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES
(16 QUEUES) 36 BIT WIDE CONFIGURATION 589,824, 1,179,648 and 2,359,296 bits
As mentioned, every queue within a multi-queue device has its own almost
fullstatus,whenaqueueisselectedonthewriteport,thisstatusisoutputviathe
PAFflag.ThePAFflagvalueforeachqueueisprogrammedduringmulti-queue
device programming (along with the number of queues, queue depths and
almost empty values). The
PAFoffsetvalue,m,forarespectivequeuecanbe
programmedtobeanywherebetween‘0’and‘D’,where‘D’isthetotalmemory
depthforthatqueue.The
PAFvalueofdifferentqueueswithinthesamedevice
can be different values.
When queue switches are being made on the write port, the
PAFflagoutput
will switch to the new queue and provide the user with the new queue status,
on the second cycle after a new queue selection is made, on the same WCLK
cycle that data can actually be written to the new queue. That is, a new queue
can be selected on the write port via the WRADD bus, WADEN enable and a
rising edge of WCLK. On the second rising edge of WCLK following a queue
selection,the
PAFflagoutputwillshowthefullstatusofthenewlyselectedqueue.
The
PAF is flag output is double register buffered, so when a write operation
occursatthealmostfullboundarycausingtheselectedqueuestatustogoalmost
full the
PAFwillgoLOW2WCLKcyclesafterthewrite.Thesameistruewhen
a read occurs, there will be a 2 WCLK cycle delay after the read operation.
So the
PAF flag delays are:
from a write operation to
PAF flag LOW is 2 WCLK + tWAF
The delay from a read operation to
PAFflagHIGHistSKEW2+WCLK+tWAF
Note, if tSKEW is violated there will be one added WCLK cycle delay.
The
PAFflagissynchronoustotheWCLKandalltransitionsofthePAFflag
occur based on a rising edge of WCLK. Internally the multi-queue device
monitorsandkeepsarecordofthealmostfullstatusforallqueues.Itispossible
that the status of a
PAFflagmaybechanginginternallyeventhoughthatflagis
not the active queue flag (selected on the write port). A queue selected on the
read port may experience a change of its internal almost full flag status based
on read operations. The multi-queue flow-control device also provides a
duplicateofthe
PAFflagonthePAF[7:0]flagbus,thiswillbediscussedindetail
in a later section of the data sheet.
See Figures 22 and 23 for Almost Full flag timing and queue switching.
ALMOST EMPTY FLAG
As previously mentioned the multi-queue flow-control device provides a
single Programmable Almost Empty flag output,
PAE. The PAE flag output
provides a status of the almost empty condition for the active queue currently
selected on the read port for read operations. Internally the multi-queue flow-
controldevicemonitorsandmaintainsastatusofthealmostemptyconditionof
all queues within it, however only the queue that is selected for read operations
has its empty status output to the
PAEflag.Thisdedicatedflagisoftenreferred
toasthe“activequeuealmostemptyflag”.Thepositionofthe
PAEflagboundary
within a queue can be at any point within that queues depth. This location can
be user programmed via the serial port or one of the default values (8 or 128)
can be selected if the user has performed default programming.
As mentioned, every queue within a multi-queue device has its own almost
emptystatus,whenaqueueisselectedonthereadport,thisstatusisoutputvia
the
PAEflag.ThePAEflagvalueforeachqueueisprogrammedduringmulti-
queue device programming (along with the number of queues, queue depths
and almost full values). The
PAEoffsetvalue,n,forarespectivequeuecanbe
programmedtobeanywherebetween‘0’and‘D’,where‘D’isthetotalmemory
depthforthatqueue.The
PAEvalueofdifferentqueueswithinthesamedevice
can be different values.
When queue switches are being made on the read port, the
PAEflagoutput
will switch to the new queue and provide the user with the new queue status,
on the second cycle after a new queue selection is made, on the same RCLK
cycle that data actually falls through to the output register from the new queue.
That is, a new queue can be selected on the read port via the RDADD bus,
RADENenableandarisingedgeofRCLK.OnthesecondrisingedgeofRCLK
followingaqueueselection,thedatawordfromthenewqueuewillbeavailable
at the output register and the
PAEflagoutputwillshowtheemptystatusofthe
newly selected queue. The
PAE is flag output is double register buffered, so
when a read operation occurs at the almost empty boundary causing the
selected queue status to go almost empty the
PAEwillgoLOW2RCLKcycles
after the read. The same is true when a write occurs, there will be a 2 RCLK
cycle delay after the write operation.
So the
PAE flag delays are:
from a read operation to
PAE flag LOW is 2 RCLK + tRAE
The delay from a write operation to
PAEflagHIGHistSKEW2+RCLK+tRAE
Note, if tSKEW is violated there will be one added RCLK cycle delay.
The
PAEflagissynchronoustotheRCLKandalltransitionsofthePAEflag
occur based on a rising edge of RCLK. Internally the multi-queue device
monitorsandkeepsarecordofthealmostemptystatusforallqueues.Itispossible
that the status of a
PAEflagmaybechanginginternallyeventhoughthatflagis
not the active queue flag (selected on the read port). A queue selected on the
writeportmayexperienceachangeofitsinternalalmostemptyflagstatusbased
on write operations. The multi-queue flow-control device also provides a
duplicateofthe
PAEflagonthePAE[7:0]flagbus,thiswillbediscussedindetail
in a later section of the data sheet.
See Figures 24 and 25 for Almost Empty flag timing and queue switching.
相關(guān)PDF資料
PDF描述
IDT72V51433L7-5BB8 IC FLOW CTRL MULTI QUEUE 256-BGA
IDT72V51256L7-5BB IC FLOW CTRL MULTI QUEUE 256-BGA
HMC36DRYH CONN EDGECARD 72POS DIP .100 SLD
FMC17DRYS CONN EDGECARD 34POS DIP .100 SLD
ACB65DHRR CONN CARD EXTEND 130POS .050"
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT72V51436L7-5BBI 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT72V51443L6BB 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT72V51443L6BB8 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT72V51443L7-5BB 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT72V51443L7-5BB8 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*