IDT72V263/273/283/293/103/113 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO" />
參數(shù)資料
型號： IDT72V2113L6PF
廠商： IDT, Integrated Device Technology Inc
文件頁數(shù)： 23/46頁
文件大小： 0K
描述： IC FIFO SUPERSYNCII 6NS 80-TQFP
標(biāo)準(zhǔn)包裝： 45
系列： 72V
功能： 同步
存儲容量： 4.7Mb（262k x 18）
訪問時間： 4ns
電源電壓： 3.15 V ~ 3.45 V
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 80-LQFP
供應(yīng)商設(shè)備封裝： 80-TQFP（14x14）
包裝： 托盤
其它名稱： 72V2113L6PF
3
IDT72V263/273/283/293/103/113 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO
8K x 18, 16K x 9/18, 32K x 9/18, 64K x 9/18, 128K x 9/18, 256K x 9/18, 512K x9
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V2103/72V2113 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO
131,072 x 18/262,144 x 9, 262,144 x 18/524,288 x 9
JUNE 1, 2010
Each FIFO has a data input port (Dn) and a data output port (Qn), both of
which can assume either an 18-bit or a 9-bit width as determined by the state
ofexternalcontrolpinsInputWidth(IW)andOutputWidth(OW)duringtheMaster
Reset cycle.
TheinputportcanbeselectedaseitheraSynchronous(clocked)interface,
or Asynchronous interface. During Synchronous operation the input port is
controlledbyaWriteClock(WCLK)inputandaWriteEnable(
WEN)input. Data
present on the Dn data inputs is written into the FIFO on every rising edge of
WCLK when
WEN is asserted. During Asynchronous operation only the WR
input is used to write data into the FIFO. Data is written on a rising edge of WR,
the
WEN input should be tied to its active state, (LOW).
TheoutputportcanbeselectedaseitheraSynchronous(clocked)interface,
or Asynchronous interface. During Synchronous operation the output port is
controlled by a Read Clock (RCLK) input and Read Enable (
REN)input. Data
is read from the FIFO on every rising edge of RCLK when
REN is asserted.
During Asynchronous operation only the RD input is used to read data from the
FIFO. Data is read on a rising edge of RD, the
REN input should be tied to its
activestate,LOW.WhenAsynchronousoperationisselectedontheoutputport
the FIFO must be configured for Standard IDT mode, and the
OE input used
to provide three-state control of the outputs, Qn.
The frequencies of both the RCLK and the WCLK signals may vary from 0
tofMAXwithcompleteindependence.Therearenorestrictionsonthefrequency
of the one clock input with respect to the other.
There are two possible timing modes of operation with these devices: IDT
Standard mode and First Word Fall Through (FWFT) mode.
InIDTStandardmode,thefirstwordwrittentoanemptyFIFOwillnotappear
on the data output lines unless a specific read operation is performed. A read
operation, which consists of activating
RENandenablingarisingRCLKedge,
will shift the word from internal memory to the data output lines.
In FWFT mode, the first word written to an empty FIFO is clocked directly
to the data output lines after three transitions of the RCLK signal. A
RENdoes
PIN CONFIGURATIONS (CONTINUED)
BGA: 1mm pitch, 11mm x 11mm (BC100-1, order code: BC)
TOP VIEW
ASYW
WEN
WCLK
PAF
FF/IR
BE
ASYR
PFM
RM
REN
SEN
MRS
PRS
LD
HF
FSEL0
IP
PAE
EF/OR
RCLK
FWFT/SI
OW
VCC
RT
OE
D17
IW
VCC
GND
VCC
Q16
Q17
D16
D13
VCC
GND
Q15
D15
D14
VCC
GND
Q12
D11
D12
VCC
GND
Q10
D8
D9
D10
VCC
Q8
D6
D7
D2
D0
Q7
D5
D4
D3
D1
TRST
TDI
Q0
Q3
Q5
Q6
A1 BALL PAD CORNER
A
B
C
D
E
F
G
H
J
K
12
3
4
5
6
7
8
9
10
6119 drw02b
GND
VCC
Q14
GND
VCC
Q13
Q9
GND
VCC
Q11
TMS
TCK
TDO
Q2
Q4
VCC
Q1
VCC
FSEL1
DESCRIPTION (CONTINUED)
相關(guān)PDF資料
PDF描述
IDT72T36115L10BB IC FIFO 131KX36 10NS 240BGA
MS3128E14-19SW CONN RCPT 19POS WALL MNT W/SCKT
MAX11044ECB+T IC ADC 16BIT PAR 250KSPS 64TQFP
MS3128E14-19S CONN RCPT 19POS WALL MNT W/SCKT
MAX1297BEEG+T IC ADC 12BIT 265KSPS 24-QSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT72V2113L6PF8 功能描述:IC FIFO SUPERSYNCII 6NS 80-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT72V2113L6PFG 功能描述:IC FIFO SUPERSYNCII 6NS 80TQFP RoHS:是 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:90 系列:74ABT 功能:同步，雙端口 存儲容量:4.6K（64 x 36 x2） 數(shù)據(jù)速率:67MHz 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:120-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:120-HLQFP（14x14） 包裝:托盤 產(chǎn)品目錄頁面:1005 (CN2011-ZH PDF) 其它名稱:296-3984
IDT72V2113L7-5BC 功能描述:IC FIFO SUPERSYNCII 7-5NS 100BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:90 系列:74ABT 功能:同步，雙端口 存儲容量:4.6K（64 x 36 x2） 數(shù)據(jù)速率:67MHz 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:120-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:120-HLQFP（14x14） 包裝:托盤 產(chǎn)品目錄頁面:1005 (CN2011-ZH PDF) 其它名稱:296-3984
IDT72V2113L7-5BCGI 制造商:Integrated Device Technology Inc 功能描述:IC FIFO SYNC 3.3V 5NS 100-LBGA
IDT72V2113L7-5BCGI8 制造商:Integrated Device Technology Inc 功能描述:IC FIFO SYNC 3.3V 5NS 100-LBGA
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*