參數(shù)資料
型號(hào): IDT72T51253L6BB
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: DRAM
英文描述: 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits and 2,359,296 bits
中文描述: 128K X 18 OTHER FIFO, 3.7 ns, PBGA256
封裝: 17 X 17 MM, 1 MM PITCH, PLASTIC, BGA-256
文件頁數(shù): 21/55頁
文件大?。?/td> 544K
代理商: IDT72T51253L6BB
21
IDT72T51233/72T51243/72T51253 2.5V, MULTI-QUEUE FLOW-CONTROL DEVICES
(4 QUEUES) 18 BIT WIDE CONFIGURATION 589,824, 1,179,648 and 2,359,296 bits
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
OUTPUT VALID FLAG OPERATION
The multi-queue flow-control devices provides a single Output Valid flag
output,
OV
. The
OV
provides an empty status or data output valid status for the
data word currently available on the output register of the read port. The rising
edge of an RCLK cycle that places new data onto the output register of the read
port, also updates the
OV
flag to show whether or not that new data word is
actually valid. Internally the multi-queue flow-control device monitors and
maintains a status of the empty condition of all queues within it, however only
the queue that is selected for read operations has its output valid (empty) status
output to the
OV
flag, giving a valid status for the word being read at that time.
The nature of the first word fall through operation means that when the last
data word is read froma selected queue, the
OV
flag will go HIGH on the next
enabled read, that is, on the next rising edge of RCLK while
REN
is LOW.
When queue switches are being made on the read port, the
OV
flag will switch
to show status of the new queue in line with the data output fromthe new queue.
When a queue selection is made the first data fromthat queue will appear on
the Qout data outputs 3 RCLK cycles later, the
OV
will change state to indicate
validity of the data fromthe newly selected queue on this 3
rd
RCLK cycle also.
The previous cycles will continue to output data fromthe previous queue and
the
OV
flag will indicate the status of those outputs. Again, the
OV
flag always
indicates status for the data currently present on the output register.
The
OV
flag is synchronous to the RCLK and all transitions of the
OV
flag occur
based on a rising edge of RCLK. Internally the multi-queue device monitors and
keeps a record of the output valid (empty) status for all queues. It is possible that
the status of an
OV
flag may be changing internally even though that respective
flag is not the active queue flag (selected on the read port). A queue selected
on the write port may experience a change of its internal
OV
flag status based
on write operations, that is, data may be written into that queue causing it to
become “not empty”.
See Figure 13,
Read Queue Select, Read Operation in Single Device Mode
and Figure 14,
Output Valid Flag Timng
for details of the timng.
EXPANSION MODE – OUTPUT VALID FLAG OPERATION
When multi-queue devices are connected in Expansion mode, the
OV
flags
of all devices should be connected together, such that a systemcontroller
monitoring and managing the multi-queue devices read port only looks at a
single
OV
flag (as opposed to a discrete
OV
flag for each device). This
OV
flag
is only pertinent to the queue being selected for read operations at that time.
Remember, that when in expansion mode only one multi-queue device can be
read fromat any moment in time, thus the
OV
flag provides status of the active
queue on the read port.
This connection of flag outputs to create a single flag requires that the
OV
flag
output have a High-Impedance capability, such that when a queue selection is
made only a single device drives the
OV
flag bus and all other
OV
flag outputs
connected to the
OV
flag bus are placed into High-Impedance. The user does
not have to select this High-Impedance state, a given multi-queue flow-control
devices will automatically place its
OV
flag output into High-Impedance when
none of its queues are selected for read operations.
When queues within a single device are selected for read operations, the
OV
flag output of that device will maintain control of the
OV
flag bus. Its
OV
flag will
simply update between queue switches to show the respective queue output
valid status.
The multi-queue device places its
OV
flag output into High-Impedance based
on the 3 bit ID code found in the 3 most significant bits of the read queue address
bus, RDADD. If the 3 most significant bits of RDADD match the 3 bit ID code setup
on the static inputs, ID0, ID1 and ID2 then the
OV
flag output of the respective
device will be in a Low-Impedance state. If they do not match, then the
OV
flag
output of the respective device will be in a High-Impedance state. See Figure
14,
Output Valid Flag Timng
for details of flag operation, including when more
than one device is connected in expansion.
ALMOST FULL FLAG
As previously mentioned the multi-queue flow-control devices provides a
single Programmable Almost Full flag output,
PAF
. The
PAF
flag output provides
a status of the almost full condition for the active queue currently selected on the
write port for write operations. Internally the multi-queue flow-control device
monitors and maintains a status of the almost full condition of all queues within
it, however only the queue that is selected for write operations has its full status
output to the
PAF
flag. This dedicated flag is often referred to as the “active queue
almost full flag”. The position of the
PAF
flag boundary within a queue can be
at any point within that queues depth. This location can be user programmed
via the serial port or one of the default values (8 or 128) can be selected if the
user has performed default programmng.
As mentioned, every queue within a multi-queue device has its own almost
full status, when a queue is selected on the write port, this status is output via the
PAF
flag. The
PAF
flag value for each queue is programmed during multi-queue
device programmng (along with the number of queues, queue depths and
almost empty values). The
PAF
offset value, m for a respective queue can be
programmed to be anywhere between 0’ and D’, where D’ is the total memory
depth for that queue. The
PAF
value of different queues within the same device
can be different values.
When queue switches are being made on the write port, the
PAF
flag output
will switch to the new queue and provide the user with the new queue status,
on the third cycle after a new queue selection is made, on the same WCLK cycle
that data can actually be written to the new queue. That is, a new queue can
be selected on the write port via the WRADD bus, WADEN enable and a rising
edge of WCLK. On the third rising edge of WCLK following a queue selection,
the
PAF
flag output will show the full status of the newly selected queue. The
PAF
is flag output is triple register buffered, so when a write operation occurs at the
almost full boundary causing the selected queue status to go almost full the
PAF
will go LOW 3 WCLK cycles after the write. The same is true when a read occurs,
there will be a 3 WCLK cycle delay after the read operation.
So the
PAF
flag delays are:
froma write operation to
PAF
flag LOW is 2 WCLK + t
WAF
The delay froma read operation to
PAF
flag HIGH is t
SKEW2
+ WCLK + t
WAF
Note, if t
SKEW
is violated there will be one added WCLK cycle delay.
The
PAF
flag is synchronous to the WCLK and all transitions of the
PAF
flag
occur based on a rising edge of WCLK. Internally the multi-queue device
monitors and keeps a record of the almost full status for all queues. It is possible
that the status of a
PAF
flag maybe changing internally even though that flag is
not the active queue flag (selected on the write port). A queue selected on the
read port may experience a change of its internal almost full flag status based
on read operations. The multi-queue flow-control devices also provides a
duplicate of the
PAF
flag on the
PAF
[3:0] flag bus, this will be discussed in detail
in a later section of the data sheet.
See Figures 19 and 20 for Almost Full flag timng and queue switching.
ALMOST EMPTY FLAG
As previously mentioned the multi-queue flow-control devices provides a
single Programmable Almost Empty flag output,
PAE
. The
PAE
flag output
provides a status of the almost empty condition for the active queue currently
selected on the read port for read operations. Internally the multi-queue flow-
control device monitors and maintains a status of the almost empty condition of
all queues within it, however only the queue that is selected for read operations
has its empty status output to the
PAE
flag. This dedicated flag is often referred
to as the “active queue almost empty flag”. The position of the
PAE
flag boundary
相關(guān)PDF資料
PDF描述
IDT72T51233 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits and 2,359,296 bits
IDT72T51233L5BB 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits and 2,359,296 bits
IDT72T51233L5BBI 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits and 2,359,296 bits
IDT72T51233L6BB 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits and 2,359,296 bits
IDT72T51233L6BBI 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits and 2,359,296 bits
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT72T51258L5BB 功能描述:IC FIFO 327768X20 5NS 324BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT72T51258L6-7BB 功能描述:IC FIFO 327768X20 6-7NS 324BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT72T51258L6-7BBI 功能描述:IC FIFO 327768X20 6-7NS 324BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT72T51268L5BB 功能描述:IC FIFO 65536X20 5NS 324BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT72T51268L6-7BB 功能描述:IC FIFO 65536X20 6-7NS 324BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433