參數(shù)資料
型號: IDT7290820PQF
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 路由/交換
英文描述: TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048
中文描述: TELECOM, DIGITAL TIME SWITCH, PQFP100
封裝: 14 X 20 MM, 0.65 MM PITCH, PLASTIC, QFP-100
文件頁數(shù): 20/27頁
文件大?。?/td> 174K
代理商: IDT7290820PQF
20
COMMERCIAL TEMPERATURE RANGE
IDT7290820 5V TIME SLOT INTERCHANGE
DIGITAL SWITCH 2,048 x 2,048
$1
NOTE:
1. High Impedance is measured by pulling to the appropriate rail with R
L
, with timng corrected to cancel time taken to discharge C
L
.
Symbol
t
FPW
Characteristics
Frame Pulse Width (ST-BUS
, GCI)
Min.
26
26
26
10
16
190
110
55
85
50
20
85
50
20
195
10
20
190
85
85
-10
Typ.
Max.
295
145
80
300
150
70
150
75
40
150
75
40
10
295
150
150
300
150
150
10
10
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Bit rate = 2.048 Mb/s
Bit rate = 4.096 Mb/s
Bit rate = 8.192 Mb/s
t
FPS
t
FPH
t
CP
Frame Pulse Setup time before CLK falling (ST-BUS
or GCI)
Frame Pulse Hold Time fromCLK falling (ST-BUS
or GCI)
CLK Period
Bit rate = 2.048 Mb/s
Bit rate = 4.096 Mb/s
Bit rate = 8.192 Mb/s
Bit rate = 2.048 Mb/s
Bit rate = 4.096 Mb/s
Bit rate = 8.192 Mb/s
Bit rate = 2.048 Mb/s
Bit rate = 4.096 Mb/s
Bit rate = 8.192 Mb/s
t
CH
CLK Pulse Width HIGH
t
CL
CLK Pulse Width LOW
t
r
, t
f
t
HFPW
t
HFPS
t
HFPH
t
HCP
t
HCH
t
HCL
t
Hr
, t
Hf
t
DIF
Clock Rise/Fall Time
Wide Frame Pulse Width
Frame Pulse Setup Time before HCLK falling
Frame Pulse Hold Time fromHCLK falling
HCLK (4.096 MHz) Period
HCLK (4.096 MHz) Pulse Width HIGH
HCLK (4.096 MHz) Pulse Width LOW
HCLK Rise/Fall Time
Delay between falling edge of HCLK and falling edge of CLK
Bit rate = 8.192 Mb/s
Bit rate = 8.192 Mb/s
Bit rate = 8.192 Mb/s
Bit rate = 8.192 Mb/s
Symbol
t
SIS
t
SIH
t
SOD
Characteristics
RX Setup Time
RX Hold Time
TX Delay – Active to Active
Min.
0
20
Typ.
Max.
39
58
37
37
37
48
58
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
Test Conditions
C
L
= 30pF
C
L
= 200pF
t
DZ
t
ZD
t
ODE
t
XCD
TX Delay – Active to High-Z
TX Delay – High-Z to Active
Output Driver Enable (ODE) Delay
CCO Output Delay
R
L
= 1K
, C
L
= 200pF
R
L
= 1K
, C
L
= 200pF
R
L
= 1K
, C
L
= 200pF
C
L
= 30pF
C
L
= 200pF
$1
"
相關(guān)PDF資料
PDF描述
IDT72T1855L4-4BB 2.5 VOLT HIGH-SPEED TeraSync FIFO 18-BIT/9-BIT CONFIGURATIONS
IDT72T1845L4-4BB 2.5 VOLT HIGH-SPEED TeraSync FIFO 18-BIT/9-BIT CONFIGURATIONS
IDT72T1865L4-4BB 2.5 VOLT HIGH-SPEED TeraSync FIFO 18-BIT/9-BIT CONFIGURATIONS
IDT72T1875L4-4BB 2.5 VOLT HIGH-SPEED TeraSync FIFO 18-BIT/9-BIT CONFIGURATIONS
IDT72T1885L4-4BB 2.5 VOLT HIGH-SPEED TeraSync FIFO 18-BIT/9-BIT CONFIGURATIONS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT7290820PQFG 功能描述:IC DGTL SW 2048X2048 100-PQFP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 信號開關(guān),多路復(fù)用器,解碼器 系列:7200 標(biāo)準(zhǔn)包裝:48 系列:74VHC 類型:多路復(fù)用器 電路:4 x 2:1 獨(dú)立電路:1 輸出電流高,低:8mA,8mA 電壓電源:單電源 電源電壓:2 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:管件
IDT72EBV73273 功能描述:BOARD EVALUATION RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
IDT72P51339L5BB 功能描述:IC FLOW CTRL 36BIT 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
IDT72P51339L5BB8 功能描述:IC FLOW CTRL 36BIT 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
IDT72P51339L6BB 功能描述:IC FLOW CTRL 36BIT 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝