- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377426 > IDT7290820PF (INTEGRATED DEVICE TECHNOLOGY INC) TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 PDF資料下載
參數(shù)資料
| 型號： | IDT7290820PF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 路由/交換 |
| 英文描述： | TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 |
| 中文描述： | TELECOM, DIGITAL TIME SWITCH, PQFP100 |
| 封裝： | 14 X 14 MM, 0.50 MM PITCH, TQFP-100 |
| 文件頁數(shù)： | 6/27頁 |
| 文件大?。?/td> | 174K |
| 代理商： | IDT7290820PF |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
6
COMMERCIAL TEMPERATURE RANGE
IDT7290820 5V TIME SLOT INTERCHANGE
DIGITAL SWITCH 2,048 x 2,048
The IDT7290820 is capable of switching up to 2,048 x 2,048, 64 Kbit/s PCM
or N x 64 Kbit/s channel data. The device maintains frame integrity in data
applications and mnimumthroughput delay for voice applications on a per
channel basis.
The serial input streams of the IDT7290820 can have a bit rate of 2.048,
4.096 or 8.192 Mb/s and are arranged in 125
μ
s wide frames, which contain
32, 64 or 128 channels respectively. The data rates on input and output streams
are identical.
In Processor Mode, the mcroprocessor can access input and output time-
slots on a per channel basis allowing for transfer of control and status information.
The IDT7290820 automatically identifies the polarity of the frame synchroniza-
tion input signal and configures the serial streams to either ST-BUS
or GCI
formats.
With the variety of different mcroprocessor interfaces, IDT7290820 has
provided an Input Mode pin (IM) to help integrate the device into different
mcroprocessor based environments: Non-multiplexed or Multiplexed. These
interfaces provide compatibility with multiplexed and Motorola non-multiplexed
buses. The device can also resolve different control signals elimnating the use
of glue logic necessary to convert the signals (R/
W
/
WR
, DS/
RD
, AS/ALE).
The frame offset calibration function allows users to measure the frame offset
delay using a frame evaluation pin (FE). The input offset delay can be
programmed for individual streams using internal frame input offset registers, see
Table 11.
The internal loopback allows the TX output data to be looped around to the
RX inputs for diagnostic purposes.
A functional Block Diagramof the IDT7290820 is shown in Figure 1.
DATA AND CONNECTION MEMORY
The received serial data is converted to parallel format by internal serial-
to-parallel converters and stored sequentially in the data memory. The 8KHz
input frame pulse (
F0i
) is used to generate channel and frame boundaries of
the input serial data. Depending on the interface mode select (IMS) register,
the usable data memory may be as large as 2,048 bytes.
Data to be output on the serial streams (TX0-15) may come fromeither the
data memory or connection memory. For data output fromdata memory
(connection mode), addresses in the connection memory are used. For data
to be output fromconnection memory, the connection memory control bits must
set the particular TX output in Processor Mode. One time-slot before the data
is to be output, data fromeither connection memory or data memory is read
internally. This allows enough time for memory access and parallel-to-serial
conversion.
CONNECTION AND PROCESSOR MODES
In the Connection Mode, the addresses of the input source data for all output
channels are stored in the connection memory. The connection memory is
mapped in such a way that each location corresponds to an output channel on
the output streams. For details on the use of the source address data (CAB and
SAB bits), see Table 13 and Table 14. Once the source address bits are
programmed by the mcroprocessor, the contents of the data memory at the
selected address are transferred to the parallel-to-serial converters and then
onto a TX output stream
By having the each location in the connection memory specify an input
channel, multiple outputs can specify the same input address. This can be a
powerful tool used for broadcasting data.
In Processor Mode, the mcroprocessor writes data to the connection
memory. Each location in the connection memory corresponds to a particular
output streamand channel number and is transferred directly to the parallel-to-
serial converter one time-slot before it is to be output. This data will be output
on the TX streams in every frame until the data is changed by the mcroprocessor.
As the IDT7290820 can be used in a wide variety of applications, the device
also has memory locations to control the outputs based on operating mode.
Specifically, the IDT7290820 provides five per-channel control bits for the
following functions: processor or connection mode, constant or variable delay,
enables/three-state the TX output drivers and enables/disable the loopback
function. In addition, one of these bits allows the user to control the CCO output.
If an output channel is set to a high-impedance state through the connection
memory, the TX output will be in a high-impedance state for the duration of that
channel. In addition to the per-channel control, all channels on the ST-BUS
outputs can be placed in a high impedance state by either pulling the ODE input
pin low or programmng the Output Stand-By (OSB) bit in the interface mode
selection register. This action overrides the per-channel programmng in the
connection memory bits.
The connection memory data can be accessed via the mcroprocessor
interface. The addressing of the devices internal registers, data and connection
memories is performed through the address input pins and the Memory Select
(MS) bit of the control register. For details on device addressing, see Software
Control and Control Register bits description (Table 4, 6 and 7).
SERIAL DATA INTERFACE TIMING
The master clock frequency must always be twice the data rate. For serial
data rates of 2.048, 4.096 or 8.192 Mb/s, the master clock (CLK) must be either
at 4.096, 8.192 or 16.384 MHz respectively. The input and output streamdata
rates will always be identical.
The IDT7290820 provides two different interface timng modes ST-BUS
/
GCI and WFP (wide frame pulse). If the WFPS pin is high, the IDT7290820
is in the wide frame pulse (WFP) frame alignment mode.
In ST-BUS
/GCI mode, the input 8 KHz frame pulse can be in either
ST-BUS
or GCI format. The IDT7290820 automatically detects the presence
of an input frame pulse and identifies it as either ST-BUS
or GCI. In ST-BUS
format, every second falling edge of the master clock marks a bit boundary and
the data is clocked in on the rising edge of CLK, three quarters of the way into
the bit cell, see Figure 7. In GCI format, every second rising edge of the master
clock marks the bit boundary and data is clocked in on the falling edge of CLK
at three quarters of the way into the bit cell, see Figure 8.
WIDE FRAME PULSE (WFP) FRAME ALIGNMENT TIMING
When the device is in WFP frame alignment mode, the CLK input must be
at 16.384 MHz, the FE/HCLK input is 4.096 MHz and the 8 KHz frame pulse
is in ST-BUS
format. The timng relationship between CLK, HCLK and the frame
pulse is shown in Figure 9.
When WFPS pin is high, the frame alignment evaluation feature is disabled.
However, the frame input offset registers may still be programmed to compensate
for the varying frame delays on the serial input streams.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT7290820PQF | TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 |
| IDT72T1855L4-4BB | 2.5 VOLT HIGH-SPEED TeraSync FIFO 18-BIT/9-BIT CONFIGURATIONS |
| IDT72T1845L4-4BB | 2.5 VOLT HIGH-SPEED TeraSync FIFO 18-BIT/9-BIT CONFIGURATIONS |
| IDT72T1865L4-4BB | 2.5 VOLT HIGH-SPEED TeraSync FIFO 18-BIT/9-BIT CONFIGURATIONS |
| IDT72T1875L4-4BB | 2.5 VOLT HIGH-SPEED TeraSync FIFO 18-BIT/9-BIT CONFIGURATIONS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT7290820PQF | 功能描述:IC DGTL SW 2048X2048 100-PQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - 信號開關(guān)，多路復(fù)用器，解碼器 系列:7200 標(biāo)準(zhǔn)包裝:48 系列:74VHC 類型:多路復(fù)用器 電路:4 x 2:1 獨(dú)立電路:1 輸出電流高，低:8mA，8mA 電壓電源:單電源 電源電壓:2 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:管件 |
| IDT7290820PQFG | 功能描述:IC DGTL SW 2048X2048 100-PQFP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 信號開關(guān)，多路復(fù)用器，解碼器 系列:7200 標(biāo)準(zhǔn)包裝:48 系列:74VHC 類型:多路復(fù)用器 電路:4 x 2:1 獨(dú)立電路:1 輸出電流高，低:8mA，8mA 電壓電源:單電源 電源電壓:2 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:管件 |
| IDT72EBV73273 | 功能描述:BOARD EVALUATION RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| IDT72P51339L5BB | 功能描述:IC FLOW CTRL 36BIT 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT72P51339L5BB8 | 功能描述:IC FLOW CTRL 36BIT 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。