IDT723656/723666/723676 CMOS TRIPLE BUS SyncFIFOTM WITH
參數(shù)資料
型號(hào)： IDT723676L15PF
廠商： IDT, Integrated Device Technology Inc
文件頁(yè)數(shù)： 3/39頁(yè)
文件大?。?/td> 0K
描述： IC FIFO SYNC 16384X36 128QFP
標(biāo)準(zhǔn)包裝： 36
系列： 7200
功能： 同步
存儲(chǔ)容量： 576K（16K x 36）
數(shù)據(jù)速率： 67MHz
訪問(wèn)時(shí)間： 15ns
電源電壓： 4.5 V ~ 5.5 V
工作溫度： 0°C ~ 70°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 128-LQFP
供應(yīng)商設(shè)備封裝： 128-TQFP（14x20）
包裝： 托盤(pán)
其它名稱(chēng)： 723676L15PF
11
COMMERCIALTEMPERATURERANGE
IDT723656/723666/723676 CMOS TRIPLE BUS SyncFIFOTM WITH
BUS MATCHING 2,048 x 36 x 2, 4,096 x 36 x 2 and 8,192 x 36 x 2
SIGNAL DESCRIPTION
MASTER RESET (
MRS1, MRS2 )
After power up, a Master Reset operation must be performed by providing
a LOW pulse to
MRS1 and MRS2 simultaneously. Afterwards, the FIFO1
memory of the IDT723656/723666/723676 undergoes a complete reset by
takingitsassociatedMasterReset(
MRS1)inputLOWforatleastfourPortAClock
(CLKA) and four Port B Clock (CLKB) LOW-to-HIGH transitions. The FIFO2
memory undergoes a complete reset by taking its associated Master Reset
(
MRS2)inputLOWforatleastfourPortAClock(CLKA)andfourPortCClock
(CLKC) LOW-to-HIGH transitions. The Master Reset inputs can switch
asynchronouslytotheclocks. AMasterResetinitializestheassociatedreadand
writepointerstothefirstlocationofthememoryandforcestheFull/InputReady
flag(
FFA/IRA,FFC/IRC)LOW,theEmpty/OutputReadyflag(EFA/ORA,EFB/
ORB) LOW, the Almost-Empty flag (
AEA,AEB)LOWandtheAlmost-Fullflag
(
AFA, AFC) HIGH. A Master Reset also forces the associated Mailbox Flag
(
MBF1,MBF2)oftheparallelmailboxregisterHIGH. AfteraMasterReset,the
FIFO'sFull/InputReadyflagissetHIGHaftertwoWriteClockcycles. Thenthe
FIFO is ready to be written to.
ALOW-to-HIGHtransitionontheFIFO1MasterReset(
MRS1)inputlatches
the value of the Big-Endian (BE) input for determining the order by which bytes
aretransferredthroughPortsBandC. ItalsolatchesthevaluesoftheFlagSelect
(FS0, FS1 and FS2) inputs for choosing the Almost-Full and Almost-Empty
offsetsandprogrammingmethod.
ALOW-to-HIGHtransitionontheFIFO2MasterReset(
MRS2)clearstheflag
offset registers of FIFO2 (X2, Y2). A LOW-to-HIGH transition on the FIFO2
Master Reset (
MRS2) together with the FIFO1 Master Reset input (MRS1)
latchesthevalueoftheBig-Endian(BE)inputforPortsBandCandalsolatches
thevaluesoftheFlagSelect(FS0,FS1andFS2)inputsforchoosingtheAlmost-
FullandAlmost-Emptyoffsetsandprogrammingmethod(fordetailsseeTable
1, Flag Programming, and Almost-Empty and Almost-Full flag offset program-
ming section). The relevant Master Reset timing diagrams can be found in
Figure 4 and 5.
Note that MBC must be HIGH during Master Reset (until
FFA/IRA and
FFC/IRC go HIGH). MBA and MBB are "don't care" inputs1 during Master
Reset.
PARTIAL RESET (
PRS1, PRS2)
The FIFO1 memory of these devices undergoes a limited reset by taking its
associatedPartialReset(
PRS1)inputLOWforatleastfourPortAClock(CLKA)
and four Port B Clock (CLKB) LOW-to-HIGH transitions. The FIFO2 memory
undergoes a limited reset by taking its associated Partial Reset (
PRS2)input
LOW for at least four Port A Clock (CLKA) and four Port C Clock (CLKC) LOW-
to-HIGHtransitions.TheRTMpinmustbeLOWduringthetimeofpartialreset.
ThePartialResetinputscanswitchasynchronouslytotheclocks. APartialReset
initializes the internal read and write pointers and forces the Full/Input Ready
flag(
FFA/IRA,FFC/IRC)LOW,theEmpty/OutputReadyflag(EFA/ORA,EFB/
ORB) LOW, the Almost-Empty flag (
AEA,AEB)LOW,andtheAlmost-Fullflag
(
AFA,AFC)HIGH. APartialResetalsoforcestheMailboxFlag(MBF1,MBF2)
oftheparallelmailboxregisterHIGH. AfteraPartialReset,theFIFO’sFull/Input
Ready flag is set HIGH after two Write Clock cycles.
Whatever flag offsets, programming method (parallel or serial), and timing
mode(FWFTorIDTStandardmode)arecurrentlyselectedatthetimeaPartial
Resetisinitiated,thosesettingswill remainunchangeduponcompletionofthe
resetoperation. APartialResetmaybeusefulinthecasewherereprogramming
a FIFO following a Master Reset would be inconvenient. See Figure 6 and 7
for Partial Reset timing diagrams.
RETRANSMIT (
RT1, RT2 )
The FIFO1 memory of these devices undergoes a Retransmit by taking its
associated Retransmit (
RT1)inputLOWforatleastfourPortAClock(CLKA)
and four Port B Clock (CLKB) LOW-to-HIGH transitions. The Retransmit
initializes the read pointer of FIFO1 to the first memory location.
The FIFO2 memory undergoes a Retransmit by taking its associated
Retransmit(
RT2)inputLOWforatleastfourPortAClock(CLKA)andfourPort
CClock(CLKC)LOW-to-HIGHtransitions. TheRetransmitinitializestheread
pointer of FIFO1 to the first memory location.
TheRTMpinmustbeHIGHduringthetimeofRetransmit. Notethatthe
RT1
inputismuxedwiththePRS1input,thestateoftheRTMpindeterminingwhether
this pin performs a Retransmit or Partial Reset. Also, the
RT2inputismuxed
with the
PRS2 input, the state of the RTM pin determining whether this pin
performs a Retransmit or Partial Reset. See Figures 30, 31, 32 and 33 for
Retransmittimingdiagrams.
BIG-ENDIAN/FIRST WORD FALL THROUGH ( BE/
FWFT )
— ENDIAN SELECTION
Thisisadualpurposepin. AtthetimeofMasterReset,theBEselectfunction
is active, permitting a choice of Big- or Little-Endian byte arrangement for data
written to Port C or read from Port B. This selection determines the order by
which bytes (or words) of data are transferred through those ports. For the
followingillustrations,notethatbothportsB andCareconfiguredtohaveabyte
(or a word) bus size.
AHIGHontheBE/
FWFTinputwhentheMasterReset(MRS1,MRS2)inputs
go from LOW to HIGH will select a Big-Endian arrangement. When data is
moving in the direction from Port A to Port B, the most significant byte (word) of
the long word written to Port A will be read from Port B first; the least significant
byte(word)ofthelongwordwrittentoPortAwillbereadfromPortBlast. When
data is moving in the direction from Port C to Port A, the byte (word) written to
PortCfirstwillbereadfromPortAasthemostsignificantbyte(word)ofthelong
word; the byte (word) written to Port C last will be read from Port A as the least
significant byte (word) of the long word.
ALOWontheBE/
FWFTinputwhentheMasterReset(MRS1,MRS2)inputs
go from LOW to HIGH will select a Little-Endian arrangement. When data is
moving in the direction from Port A to Port B, the least significant byte (word) of
the long word written to Port A will be read from Port B first; the most significant
byte(word)ofthelongwordwrittentoPortAwillbereadfromPortBlast. When
data is moving in the direction from Port C to Port A, the byte (word) written to
PortCfirstwillbereadfromPortAastheleastsignificantbyte(word)ofthelong
word; the byte (word) written to Port C last will be read from Port A as the most
significant byte (word) of the long word. Refer to Figure 2 and 3 for illustrations
of the BE function. See Figure 4 (FIFO1 Master Reset) and 5 (FIFO2 Master
Reset) for Endian Select timing diagrams.
— TIMING MODE SELECTION
AfterMasterReset,theFWFTselectfunctionisavailable,permittingachoice
between two possible timing modes: IDT Standard mode or First Word Fall
Through(FWFT)mode. OncetheMasterReset(
MRS1, MRS2)inputisHIGH,
aHIGHontheBE/
FWFTinputduringthenextLOW-to-HIGHtransitionofCLKA
(for FIFO1) and CLKC (for FIFO2) will select IDT Standard mode. This mode
uses the Empty Flag function (
EFA,EFB)toindicatewhetherornotthereare
any words present in the FIFO memory. It uses the Full Flag function (
FFA,
FFC)toindicatewhetherornottheFIFOmemoryhasanyfreespaceforwriting.
In IDT Standard mode, every word read from the FIFO, including the first, must
be requested using a formal read operation.
NOTE:
1. Either a HIGH or LOW can be applied to a "don't care" input with no change to the logical operation of the FIFO. Nevertheless, inputs that are temporarily "don't care" (along with unused
inputs) must not be left open, rather they must be either HIGH or LOW.
相關(guān)PDF資料
PDF描述
MS27466T11B4PB CONN RCPT 4POS WALL MT W/PINS
V48A12T500BF3 CONVERTER MOD DC/DC 12V 500W
MS27473T14F35PC CONN PLUG 37POS STRAIGHT W/PINS
V48A12T500BF2 CONVERTER MOD DC/DC 12V 500W
MS3112E20-16PW CONN RCPT 16POS BOX MNT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT723676L15PF8 功能描述:IC FIFO SYNC 16384X36 128QFP RoHS:否 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱(chēng):74F433
IDT72401L10DB 制造商:Integrated Device Technology Inc 功能描述:IC FIFO ASYNC 64X4 16CDIP
IDT72401L10P 功能描述:IC FIFO PAR 64X4 10NS 16-DIP RoHS:否 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲(chǔ)容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤(pán) 其它名稱(chēng):72225LB10TF
IDT72401L10SO 功能描述:IC FIFO PAR 64X4 10NS 16-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲(chǔ)容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤(pán) 其它名稱(chēng):72225LB10TF
IDT72401L10SO8 功能描述:IC FIFO PAR 64X4 10NS 16-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲(chǔ)容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤(pán) 其它名稱(chēng):72225LB10TF
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*