參數(shù)資料
型號(hào): IDT70T633S12DDI
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類(lèi): DRAM
英文描述: HIGH-SPEED 2.5V 512/256K x 18 ASYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V 0R 2.5V INTERFACE
中文描述: 512K X 18 DUAL-PORT SRAM, 12 ns, PQFP144
封裝: 20 X 20 MM, 1.40 MM HEIGHT, TQFP-144
文件頁(yè)數(shù): 6/15頁(yè)
文件大小: 190K
代理商: IDT70T633S12DDI
6.42
IDT70V9379L
High-Speed 32K x 18 Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
14
Depth and Width Expansion
The IDT70V9379 features dual chip enables (refer to Truth Table I)
inordertofacilitaterapidandsimpledepthexpansionwithnorequirements
for external logic. Figure 4 illustrates how to control the varioius chip
enables in order to expand two devices in depth.
TheIDT70V9379canalsobeusedinapplicationsrequiringexpanded
width, as indicated in Figure 4. Since the banks are allocated at the
discretionoftheuser,theexternalcontrollercanbesetuptodrivetheinput
signals for the various devices as required to allow for 36-bit or wider
applications.
4857 drw 18
IDT70V9379
CE0
CE1
CE0
CE1
A15
CE1
CE0
VCC
IDT70V9379
Control Inputs
CNTRST
CLK
ADS
CNTEN
R/
W
LB, UB
OE
Figure 4. Depth and Width Expansion with IDT70V9379
Functional Description
The IDT70V9379 provides a true synchronous Dual-Port Static RAM
interface. Registered inputs provide minimal set-up and hold times on
address,data,andallcriticalcontrolinputs.Allinternalregistersareclocked
ontherisingedgeoftheclocksignal,however,theself-timedinternalwrite
pulse is independent of the LOW to HIGH transition of the clock signal.
An asynchronous output enable is provided to ease asynchronous
bus interfacing. Counter enable inputs are also provided to staff the
operationoftheaddresscountersforfastinterleavedmemoryapplications.
CE0 = VIL and CE1 = VIH for one clock cycle will power down the
internalcircuitrytoreducestaticpowerconsumption.Multiplechipenables
allow easier banking of multiple IDT70V9379's for depth expansion
configurations.WhenthePipelinedoutputmodeisenabled,twocyclesare
required with
CE0 = VIL and CE1 = VIH to re-activate the outputs.
相關(guān)PDF資料
PDF描述
IDT71F432L66PF 32k X 32 mcACHE synchronous pipelined cache ram
IDT71F432L75PF 32k X 32 mcACHE synchronous pipelined cache ram
IDT71V016SA12PH8 3.3V CMOS Static RAM 1 Meg (64K x 16-Bit)
IDT71V424S12PHG 3.3V CMOS STATIC RAM 4 MEG (512K x 8-BIT)
IDT71V424L12PHG 3.3V CMOS STATIC RAM 4 MEG (512K x 8-BIT)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT70T633S15BC 功能描述:IC SRAM 9MBIT 15NS 256BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類(lèi)型:EEPROM 存儲(chǔ)容量:8K (1K x 8) 速度:400kHz 接口:I²C,2 線串口 電源電壓:1.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR)
IDT70T633S15BC8 功能描述:IC SRAM 9MBIT 15NS 256BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類(lèi)型:EEPROM 存儲(chǔ)容量:8K (1K x 8) 速度:400kHz 接口:I²C,2 線串口 電源電壓:1.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR)
IDT70T633S15BF 功能描述:IC SRAM 9MBIT 15NS 208FBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類(lèi)型:EEPROM 存儲(chǔ)容量:8K (1K x 8) 速度:400kHz 接口:I²C,2 線串口 電源電壓:1.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR)
IDT70T633S15BF8 功能描述:IC SRAM 9MBIT 15NS 208FBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類(lèi)型:EEPROM 存儲(chǔ)容量:8K (1K x 8) 速度:400kHz 接口:I²C,2 線串口 電源電壓:1.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR)
IDT70T633S15DD 功能描述:IC SRAM 9MBIT 15NS 144TQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標(biāo)準(zhǔn)包裝:136 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類(lèi)型:SRAM - 同步,DDR II 存儲(chǔ)容量:18M(1M x 18) 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA(13x15) 包裝:托盤(pán) 其它名稱(chēng):71P71804S200BQ