參數(shù)資料
型號: IDT7016S15PFB
廠商: Integrated Device Technology, Inc.
英文描述: HIGH-SPEED 16K x 9 DUAL-PORT STATIC RAM
中文描述: 高速16K的× 9雙端口靜態(tài)RAM
文件頁數(shù): 13/20頁
文件大?。?/td> 262K
代理商: IDT7016S15PFB
IDT7016S/L
HIGH-SPEED 16K x 9 DUAL-PORT STATIC RAM
MILITARY AND COMMERCIAL TEMPERATURE RANGES
6.13
13
TIMING WAVEFORM OF READ WITH
BUSY
(M/
S
= V
IH
)
(2,4,5)
3190 drw 13
t
DW
t
APS
ADDR
"A"
t
WC
DATA
OUT "B"
MATCH
t
WP
R/
W
"A"
DATA
IN "A"
ADDR
"B"
t
DH
VALID
(1)
MATCH
BUSY
"B"
t
BDA
VALID
t
BDD
t
DDD(3)
t
WDD
NOTES:
1. To ensure that the earlier of the two ports wins. tAPS is ignored for M/
S
=V
IL
2.
CE
L
=
CE
R
= V
IL.
3.
OE
= V
IL
for the reading port.
4. If M/
S
= V
IL
(slave),
BUSY
is an input. Then for this example
BUSY
"A"
= V
IH
and
BUSY
"B"
input is shown above.
5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
TIMING WAVEFORM OF WRITE WITH
BUSY
3190 drw 14
R/
W
"A"
BUSY
"B"
t
WP
t
WB
R/
W
"B"
t
WH
(1)
(2)
NOTES:
1. tWH must be met for both
BUSY
input (SLAVE) and output (MASTER).
2.
BUSY
is asserted on port "B" blocking R/
W
"B", until
BUSY
"B" goes High.
3. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
相關PDF資料
PDF描述
IDT7024 HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM
IDT7024S17JB GIGATRUE 550 CAT PATCH CBL NO BOOT 10FT YW 25 PK
IDT7024L17JB GIGATRUE 550 CAT PATCH CABLE NO BOOT 15FT YELLOW
IDT7024L55F HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM
IDT7024L55FB HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM
相關代理商/技術參數(shù)
參數(shù)描述
IDT7016S15PFG 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:HIGH-SPEED 16K X 9 DUAL-PORT STATIC RAM
IDT7016S15PFGB 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:HIGH-SPEED 16K X 9 DUAL-PORT STATIC RAM
IDT7016S15PFGI 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:HIGH-SPEED 16K X 9 DUAL-PORT STATIC RAM
IDT7016S17J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Dual-Port SRAM
IDT7016S17PF 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Dual-Port SRAM