參數(shù)資料
型號(hào): IDT7012L55CB
英文描述: x9 Dual-Port SRAM
中文描述: X9熱賣雙端口SRAM
文件頁(yè)數(shù): 9/15頁(yè)
文件大?。?/td> 190K
代理商: IDT7012L55CB
6.42
IDT70V9379L
High-Speed 32K x 18 Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
3
NOTES:
1. "H" = VIH, "L" = VIL, "X" = Don't Care.
2.
ADS, CNTEN, CNTRST = X.
3.
OE is an asynchronous input signal.
Truth Table IRead/Write and Enable Control(1,2,3)
Pin Names
Left Port
Right Port
Names
CE0L, CE1L
CE0R, CE1R
Chip Enables
R/
WL
R/
WR
Read/Write Enable
OEL
OER
Output Enable
A0L - A14L
A0R - A14R
Address
I/O0L - I/O17L
I/O0R - I/O17R
Data Input/Output
CLKL
CLKR
Clock
UBL
UBR
Upper Byte Select
LBL
LBR
Lower Byte Select
ADSL
ADSR
Address Strobe Enable
CNTENL
CNTENR
Counter Enable
CNTRSTL
CNTRSTR
Counter Reset
FT/PIPEL
FT/PIPER
Flow-Through / Pipeline
VCC
Power
GND
Ground
4857 tbl 01
OE
CLK
CE0
CE1
UB
LB
R/
W
Upper Byte
I/O9-17
Lower Byte
I/O0-8
MODE
X
H
X
High-Z
Deselected–Power Down
X
X
L
X
High-Z
Deselected–Power Down
X
L
H
X
High-Z
Both Bytes Deselected
X
LH
L
H
L
DATAIN
High-Z
Write to Upper Byte Only
X
L
HHL
L
High-Z
DATAIN
Write to Lower Byte Only
X
LH
LL
L
DATAIN
Write to Both Bytes
L
LH
L
H
DATAOUT
High-Z
Read Upper Byte Only
L
L
H
L
H
High-Z
DATAOUT
Read Lower Byte Only
L
LH
LLH
DATAOUT
Read Both Bytes
H
X
L
H
L
X
High-Z
Outputs Disabled
4857 tbl 02
相關(guān)PDF資料
PDF描述
IDT7012L55F x9 Dual-Port SRAM
IDT7012L55FB x9 Dual-Port SRAM
IDT7012L55L48 x9 Dual-Port SRAM
IDT7012L55L48B x9 Dual-Port SRAM
IDT7012L55P x9 Dual-Port SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT7012L55F 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Dual-Port SRAM
IDT7012L55FB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Dual-Port SRAM
IDT7012L55L48 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Dual-Port SRAM
IDT7012L55L48B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Dual-Port SRAM
IDT7012L55P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Dual-Port SRAM