- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360818 > IDT5992A-2J EIGHT DISTRIBUTED-OUTPUT CLOCK DRIVER|LDCC|32PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | IDT5992A-2J |
| 英文描述： | EIGHT DISTRIBUTED-OUTPUT CLOCK DRIVER|LDCC|32PIN|PLASTIC |
| 中文描述： | 八分布式輸出時鐘驅(qū)動器| LDCC | 32腳|塑料 |
| 文件頁數(shù)： | 5/8頁 |
| 文件大?。?/td> | 116K |
| 代理商： | IDT5992A-2J |
5
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
IDT5992A
PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK
INPUT TIMING REQUIREMENTS
Symbol
t
R
, t
F
Maximuminput rise and fall times, 0.8V to 2V
t
PWC
Input clock pulse, HIGH or LOW
D
H
Input duty cycle
R
EF
Reference Clock Input
Description
(1)
Min.
—
3
10
3.75
Max.
10
—
90
100
Unit
ns/V
ns
%
MHz
NOTE:
1. Where pulse width implied by D
H
is less than t
PWC
limt, t
PWC
limt applies.
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
IDT5992A-2
Typ.
IDT5992A-5
Typ.
IDT5992A-7
Typ.
Symbol
F
NOM
t
RPWH
t
RPWL
t
U
t
SKEWPR
t
SKEW0
t
SKEW1
Parameter
VCO Frequency Range
REF Pulse Width HIGH
(1)
REF Pulse Width LOW
(1)
Programmable Skew Time Unit
Zero Output Matched-Pair Skew (xQ
0
, xQ
1
)
(1,2,3)
Zero Output Skew (All Outputs)
(1,4,5)
Output Skew
(Rise-Rise, Fall-Fall, Same Class Outputs)
(1,3)
Output Skew
(Rise-Fall, Nomnal-Inverted, Divided-Divided)
(1,6)
Output Skew
(Rise-Rise, Fall-Fall, Different Class Outputs)
(1,6)
Output Skew
(Rise-Fall, Nomnal-Divided, Divided-Inverted)
(1,2)
Device-to-Device Skew
(1,2,7)
REF Input to FB Propagation Delay
(1,9)
Output Duty Cycle Variation from50%
(1)
Output HIGH Time Deviation from50%
(1,10)
Output LOW Time Deviation from50%
(1,11)
Output Rise Time
(1)
Output Fall Time
(1)
PLL Lock Time
(8)
Cycle-to-Cycle Output Jitter
(1)
Min.
Max.
See PLL Programmable Skew Range and Resolution Table
—
3
—
—
3
—
See Control Summary Table
0.2
—
0.1
0.25
—
0.25
0.5
—
0.6
Min.
Max.
Min.
Max.
Unit
3
3
—
—
—
—
3
3
—
—
—
—
ns
ns
—
—
—
0.05
0.1
0.25
0.25
0.5
0.7
—
—
—
0.1
0.3
0.6
0.25
0.75
1
ns
ns
ns
t
SKEW2
—
0.5
1.2
—
0.6
1.5
—
0.5
1.5
ns
t
SKEW3
—
0.25
0.5
—
0.5
0.7
—
0.7
1.2
ns
t
SKEW4
—
0.5
0.9
—
0.6
1.7
—
1.2
1.7
ns
t
DEV
t
PD
t
ODCV
t
PWH
t
PWL
t
ORISE
t
OFALL
t
LOCK
t
JR
—
—
0
0
—
—
2
2
—
—
—
0.75
0.25
0.5
3
3
2.5
2.5
0.5
25
200
—
—
0
0
—
—
2
2
—
—
—
1.25
0.5
1.2
4
4
3.5
3.5
0.5
25
200
—
—
0
0
—
—
3
3
—
—
—
1.65
0.7
1.5
5.5
5.5
5
5
0.5
25
200
ns
ns
ns
ns
ns
ns
ns
ms
ps
0.25
0.5
—
—
0.5
0.5
—
—
—
0.5
1.2
—
—
0.5
0.5
—
—
—
0.7
1.5
—
—
0.5
0.5
—
—
—
RMS
Peak-to-Peak
NOTES:
1. All timng and jitter tolerances apply for F
NOM
> 25MHz.
2. Skew is the time between the earliest and the latest output transition among all outputs for which the same t
U
delay has been selected when all are loaded with the specified
load.
3. t
SKEWPR
is the skew between a pair of outputs (xQ
0
and xQ
1
) when all eight outputs are selected for 0t
U
.
4. t
SKEW0
is the skew between outputs when they are selected for 0t
U
.
5. For IDT5992A-2 t
SKEW0
is measured with C
L
= 0pF; for C
L
= 30pF, t
SKEW0
= 0.45ns Max.
6. There are 3 classes of outputs: Nomnal (multiple of t
U
delay), Inverted (4Q
0
and 4Q
1
only with 4F
0
= 4F
1
= HIGH), and Divided (3Qx and 4Qx only in Divide-by-2 or Divide-
by-4 mode).
7. t
DEV
is the output-to-output skew between any two devices operating under the same conditions (V
DD
ambient temperature, air flow, etc.)
8. t
LOCK
is the time that is required before synchronization is achieved. This specification is valid only after V
DD
is stable and within normal operating limts. This parameter is
measured fromthe application of a new signal or frequency at REF or FB until t
PD
is within specified limts.
9. t
PD
is measured with REF input rise and fall times (from0.2V
DD
to 0.8V
DD
) of 1.5ns.
10. Measured at 0.8V
DD
.
11. Measured at 0.2V
DD
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT5992A-5JI | EIGHT DISTRIBUTED-OUTPUT CLOCK DRIVER|LDCC|32PIN|PLASTIC |
| IDT5992A-7JI | EIGHT DISTRIBUTED-OUTPUT CLOCK DRIVER|LDCC|32PIN|PLASTIC |
| IDT5993A-2QC | EIGHT DISTRIBUTED-OUTPUT CLOCK DRIVER|SSOP|28PIN|PLASTIC |
| IDT5V9910A-2SOC | EIGHT DISTRIBUTED-OUTPUT CLOCK DRIVER|SOP|24PIN|PLASTIC |
| IDT5V991A-2JC | EIGHT DISTRIBUTED-OUTPUT CLOCK DRIVER|LDCC|32PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT5993A2Q | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT5P30017NDGI | 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK GENERATOR 28QFN |
| IDT5P30017NDGI8 | 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK GENERATOR 28QFN |
| IDT5P30018NBG8 | 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK GENERATOR 28QFN |
| IDT5P49EE502NDGI | 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK GENERATOR 20QFN |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。