![](http://datasheet.mmic.net.cn/100000/ICS951402YG-T_datasheet_3493498/ICS951402YG-T_16.png)
16
Integrated
Circuit
Systems, Inc.
ICS951402
Advance Information
0660—05/05/05
Absolute Maximum Ratings
Stresses above those listed under
Absolute Maximum Ratings may cause permanent damage to the device. These ratings are
stress specifications only and functional operation of the device at these or any other conditions above those listed in the
operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended
periods may affect product reliability.
Core Supply Voltage . . . . . . . . . . . . . . . . . . . . . . 4.6 V
I/O Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . 3.6V
Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND –0.5 V to VDD +0.5 V
Ambient Operating Temperature . . . . . . . . . . . . 0°C to +70°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . . –65°C to +150°C
Case Temperature . . . . . . . . . . . . . . . . . . . . . . . . 115°C
Electrical Characteristics - Input/Supply/Common Output Parameters
TA = 0 - 70C; Supply Voltage VDD = 3.3 V +/-5%
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Input High Voltage
VIH
2
VDD
+0.3
V
Input Low Voltage
VIL
VSS -
0.3
0.8
V
Input High Current
IIH
VIN = VDD
-5
5
mA
IIL1
VIN = 0 V; Inputs with no pull-up
resistors
-5
mA
IIL2
VIN = 0 V; Inputs with pull-up
resistors
-200
Operating Supply Current
IDD3.3OP
CL = Full load; Select @ 100
MHz
229
230
360
mA
IDD3.3OP
CL =Full load; Select @ 133
MHz
220
233
360
mA
Powerdown Current
IDD3.3PD
IREF=5 mA
38.1
45
mA
Input Frequency
Fi
VDD = 3.3 V
14.32
MHz
Pin Inductance
Lpin
7nH
CIN
Logic Inputs
5
pF
COUT
Output pin capacitance
6
pF
CINX
X1 & X2 pins
27
36
45
pF
Clk Stabilization
1,2
TSTAB
From PowerUp or deassertion of
PowerDown to 1st clock.
11.8
ms
tPZH,tPZL
Output enable delay (all outputs)
1
10
ns
tPHZ,tPLZ
Output disable delay (all outputs)
1
10
ns
1Guaranteed by design, not 100% tested in production.
2See timing diagrams for buffered and un-buffered timing requirements.
Delay
1
Input Capacitance
1
Input Low Current