- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358714 > ICS94228yFLF-T Programmable System Clock Chip for AMD - K7⑩ processor PDF資料下載
參數(shù)資料
| 型號： | ICS94228yFLF-T |
| 英文描述： | Programmable System Clock Chip for AMD - K7⑩ processor |
| 中文描述： | 可編程系統(tǒng)時(shí)鐘芯片為AMD - k7的⑩處理器 |
| 文件頁數(shù)： | 15/17頁 |
| 文件大?。?/td> | 135K |
| 代理商： | ICS94228YFLF-T |
15
ICS94228
0447E—05/07/04
AGP_STOP# Timing Diagram
Notes:
1. All timing is referenced to the internal CPUCLK.
2. AGP_STOP# is an asynchronous input and metastable conditions
may exist. This signal is synchronized to the CPUCLKs inside the
ICS4228
.
3. All other clocks continue to run undisturbed.
4. PD# and PCI_STOP# are shown in a high (true) state.
5. Only applies if MODE pin latched 0 at power up.
AGP_STOP# is an asychronous input to the clock synthesizer. It is used to turn off the AGP clocks. for low power
operation. AGP_STOP# is synchronized by the
ICS94228
. The AGPCLKs will always be stopped in a low state and
start in such a manner that guarantees the high pulse width is a full pulse. AGPCLK on latency is less than AGPCLK
and AGPCLK off latency is less than 3 AGPCLKs. This function is available only with MODE pin latched low.
CPU_STOP# Timing Diagram
CPU_STOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPUCLKs for low power
operation. CPU_STOP# is synchronized by the
ICS94228
. All other clocks will continue to run while the CPUCLKs
clocks are disabled. The CPUCLKs will always be stopped in a low state and start in such a manner that guarantees
the high pulse width is a full pulse. CPUCLK on latency is less than 4 CPUCLKs and CPUCLK off latency is less than
4 CPUCLKs.
Notes:
1. All timing is referenced to the internal CPUCLK.
2. CPU_STOP# is an asynchronous input and metastable conditions may exist. This signal is
synchronized to the CPUCLKs inside the
ICS94228
.
3. All other clocks continue to run undisturbed.
4. PD# and PCI_STOP# are shown in a high (true) state.
PCICLK
CPUCLKT
CPUCLKT_CST
CPUCLKC
CPUCLKC_CSC
PD# (High)
CPU_STOP#
INTERNAL
CPUCLK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS950201 | Programmable Timing Control Hub⑩ for P4⑩ |
| ICS950201GLF-T | Programmable Timing Control Hub⑩ for P4⑩ |
| ICS950201FLF-T | Programmable Timing Control Hub⑩ for P4⑩ |
| ICS952802 | Programmable Timing Control Hu for P4 processor |
| ICSSSTV16857 | DDR 14-Bit Registered Buffer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS94229 | 制造商:ICS 制造商全稱:ICS 功能描述:Programmable System Clock Chip for AMD - K7 processor |
| ICS94229YF-T | 制造商:ICS 制造商全稱:ICS 功能描述:Programmable System Clock Chip for AMD - K7 processor |
| ICS94230BF | 功能描述:IC CLOCK CHIP PROGR AMDK7 48SSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| ICS94230BFLF | 功能描述:IC CLOCK CHIP PROGR AMDK7 48SSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| ICS94230BFLFT | 功能描述:IC CLOCK CHIP PROGR AMDK7 48SSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。