參數(shù)資料
型號: ICS9248YF-189-T
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時鐘產(chǎn)生/分配
英文描述: 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
封裝: 0.300 INCH, SSOP-48
文件頁數(shù): 1/15頁
文件大?。?/td> 236K
代理商: ICS9248YF-189-T
Integrated
Circuit
Systems, Inc.
ICS9248-189
Third party brands and names are the property of their respective owners.
Block Diagram
9248-189 Rev - 08/10/01
Advance Information
ADVANCE INFORMATION documents contain information on products
in the formative or design phase development. Characteristic data and
other specifications are design goals. ICS reserves the right to change or
discontinue these products without notice.
Functionality
Pin Configuration
48-Pin 300mil SSOP & 240mil TSSOP
Recommended Application:
VIA K7/KN/KX-133 style chipset
Output Features:
1 - Differential pair open drain CPU clocks
1 - CPU clock @ 3.3V
7 - SDRAM @ 3.3V
8 - PCI @ 3.3V,
1 - 48MHz, @ 3.3V fixed
1 - 24/48MHz @ 3.3V
3 - REF @ 3.3V, 14.318MHz.
Features:
Up to 166MHz frequency support
Support power management via hardware select CPU
stop, CLOCK stop, PCI stop, and SDRAM stop
Support power management via I
2C programing
Spread spectrum for EMI control
(± 0.25% to ± 0.06% center, or 0 to -0.5% or -1.0% down
spread)
Uses external 14.318MHz crystal
Key Specifications:
CPU - CPU Skew: <175ps
CPU - SDRAM Skew: ±125ps
CPU - PCI Skew: ±100ps
PCI - PCI Skew: <500ps
AMD - K7 Clock Generator for Mobile System
* Internal Pull-up Resistor of 120K to VDD
1
These outputs have double strength to drive 2 loads.
2
These outputs can be set to 1X or 1.5X strength
through I
2C
VDDREF
X1
X2
*FS2/PCICLK_F
*FS1/PCICLK0
VDDPCI
GND
PCICLK1
PCICLK2
PCICLK3
PCICLK4
PCICLK5
GND
VDDPCI
PCICLK6
*SDRAM_STOP#
*PCI_STOP#
BUFFER_IN
AVDD
GND
*FS0/48MHZ
*SEL24_48#/24_48MHz
VDD48
REF0
REF
REF2/FS3
GND
VDD
CPUCLK_CS
CPUCLKT0
CPUCLKC0
CPU_STOP#*
CLK_STOP#*/
SDRAM0
SDRAM1
VDDSDR
GND
SDRAM2
SDRAM3
GND
VDDSDR
SDRAM4
SDRAM5
SDRAM_F
SCLK
SDATA
1
2
1
*
PD#
ICS9248-189
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
2
S
F1
S
F0
S
FU
P
CI
C
Pe
g
a
t
n
e
c
r
e
P
d
a
e
r
p
S
000
0
.
0
13
3
.
3
3d
a
e
r
p
S
r
e
t
n
e
C
%
5
3
.
0
-
/
+
00
1
3
.
3
13
3
.
3
3d
a
e
r
p
S
r
e
t
n
e
C
%
5
3
.
0
-
/
+
01
0
.
0
13
3
.
3
3d
a
e
r
p
S
n
w
o
D
%
5
.
0
-
o
t
0
01
1
3
.
3
13
3
.
3
3d
a
e
r
p
S
n
w
o
D
%
5
.
0
-
o
t
0
10
0
.
0
13
3
.
3
3d
a
e
r
p
S
r
e
t
n
e
C
%
6
.
0
-
/
+
10
1
3
.
3
13
3
.
3
3d
a
e
r
p
S
r
e
t
n
e
C
%
6
.
0
-
/
+
11
0
.
0
13
3
.
3
3d
a
e
r
p
S
o
N
111
3
.
3
13
3
.
3
3d
a
e
r
p
S
o
N
SEL24_48#
SDATA
SCLK
FS (3:0)
PD#
CPU_STOP#
CLK_STOP#
PCI_STOP#
SDRAM_STOP#
BUFFER_IN
PLL2
PLL1
Spread
Spectrum
48MHz
24_48MHz
SDRAM (5:0)
PCICLK (6:0)
PCICLK_F
SDRAM_F
CPUCLK_CS
X1
X2
XTAL
OSC
CPU
DIVDER
PCI
DIVDER
Stop
Control
Logic
Config.
Reg.
/ 2
REF (2:0)
SDRAM
DIVIDER
7
3
6
CPUCLKT0
CPUCLKC0
Power Groups
VDD48 = 48MHz, Fixed PLL
VDDA = VDD for Core PLL
VDDREF = REF, Xtal
Note: For a complete functionality table please see table in
page 3.
相關(guān)PDF資料
PDF描述
ICS9248YF-195-T 140 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
ICS9248YF-195-T 140 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
ICS9248YF-39-T 150 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
ICS9248YF-66LF 133.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
ICS9248YF-72 200.01 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS9248YF-195LF-T 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUM II/III & K6
ICS9248YF-199-T 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator for SIS 735/740 with AMD K7 Processor
ICS9248YF-39 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUM/ProTM
ICS9248YF-64 制造商:ICS 制造商全稱:ICS 功能描述:AMD-K7TM System Clock Chip
ICS9248YF-65 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Timing Generator for PENDIUM II Systems