參數(shù)資料
型號(hào)： ICS9214
英文描述： Rambus XDR Clock Generator
中文描述： Rambus公司的XDR時(shí)鐘發(fā)生器
文件頁(yè)數(shù)： 1/16頁(yè)
文件大?。?/td> 228K
代理商： ICS9214
Integrated
Circuit
Systems, Inc.
ICS9214
0809D–04/07/06
Block Diagram
Rambus
TM
XDR
TM
Clock Generator
The
ICS9214
clock generator provides the necessary clock
signals to support the Rambus XDR
and Redwood logic interface. The clock source is a reference
clock that may or may not be modulated for spread spectrum.
The
ICS9214
provides 4 differential clock pairs in a space
saving 28-pin TSSOP package and provides an off-the-shelf
high-performance interface solution.
TM
memory subsystem
Figure 1 shows the major components of the
ICS9214
XDR
Clock Generator. These include the a PLL, a Bypass
Multiplexer and four differential output buffers. The outputs
can be disabled by a logic low on the OE pin. An output is
enabled by the combination of the OE pin being high, and 1
in its SMBus Output control register bit.
The PLL receives a reference clock, CLK_INT/C and outputs
a clock signal at a frequency equal to the input frequency
times a multiplier. Table 2 shows the multipliers selectable
via the SMBus interface. This clock signal is then fed to the
differential output buffers to drive the enabled clocks. Disabled
outputs are set to Hi-Z. The Bypass mode routes the input
clock, CLK_INT/C, directly to the differential output buffers,
bypassing the PLL.
Up to four
ICS9214
devices can be cascaded on the same
SMBus. Table 3 shows the SMBus addressing and control for
the four devices.
400 – 500 MHz clock source
4 open-drain differential output drives with short term
jitter < 40ps
Spread spectrum compatible
Reference clock is differential or single-ended, 100 or
133 MHz
SMBus programmability for:
- frequency multiplier
- output enable
- operating mode
Supports frequency multipliers of: 3, 4, 5, 6, 8, 9/2,
15/2 and 15/4
Support systems where XDR subsystem is
asynchronous to other system clocks
2.5V power supply
PLL
Bypass
MUX
RegA
RegB
RegC
RegD
CLK_INT
CLK_INC
SMBCLK
OE
OE
OE
OE
OE
BYPASS#/PLL
SMBDAT SMB_A0 SMB_A1
ODCLK_C3
ODCLK_T3
ODCLK_C2
ODCLK_T2
ODCLK_C1
ODCLK_T1
ODCLK_C0
ODCLK_T0
AVDD2.5
AGND
IREFY
AGND
CLK_INT
CLK_INC
VDD2.5
GND
SMBCLK
SMBDAT 10
OE 11
SMB_A0 12
SMB_A1 13
BYPASS#/PLL 14
1
2
3
4
5
6
7
8
9
28 VDD2.5
27 ODCLK_T0
26 ODCLK_C0
25 GND
24 ODCLK_T1
23 ODCLK_C1
22 VDD2.5
21 GND
20 ODCLK_T2
19 ODCLK_C2
18 GND
17 ODCLK_T3
16 ODCLK_C3
15 VDD2.5
I
Pin Configuration
28-Pin 4.4mm TSSOP
General Description
Features
相關(guān)PDF資料
PDF描述
ICS9214YGLF-T Rambus XDR Clock Generator
ICS9219 Direct Rambus Clock Generator Lite
ICS9219YGLF-T Direct Rambus Clock Generator Lite
ICS9248-171 AMD - K7TM System Clock Chip
ICS9248YF-171-T AMD - K7TM System Clock Chip
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS9214_07 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:RambusTM XDRTM Clock Generator
ICS9214DGLF 功能描述:IC CLOCK GEN RAMBUS XDR 28-TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件
ICS9214DGLFT 功能描述:IC CLOCK GEN RAMBUS XDR 28-TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件
ICS9214YGLF-T 制造商:ICS 制造商全稱:ICS 功能描述:Rambus XDR Clock Generator
ICS9219 制造商:ICS 制造商全稱:ICS 功能描述:Direct Rambus Clock Generator Lite
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*