- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360780 > ICS9161A Low-Power High-Performance Impact<TM> PAL<R> Circuits 28-PLCC 0 to 75 PDF資料下載
參數(shù)資料
| 型號： | ICS9161A |
| 英文描述： | Low-Power High-Performance Impact<TM> PAL<R> Circuits 28-PLCC 0 to 75 |
| 中文描述： | 雙頻率可編程圖形發(fā)生器 |
| 文件頁數(shù)： | 7/15頁 |
| 文件大?。?/td> | 452K |
| 代理商： | ICS9161A |
7
ICS9161A
Power Management Issues
Power-down mode 1
The
ICS9161A
contains a mechanism to reduce the quiescent
power when stand-by operation is desired. Power-down mode
1 is invoked by polling PD# low and having the proper CNTL
register bit set to zero. In this mode, VCOs are shut down, the
VCLK output is forced high, and the MCLK output is set to a
user-defined low frequency value to refresh dynamic RAM.
The power-down MCLK value is determined by the following
equation:
MCLK
PD
= F
REF
/(PWRDWN register divisor value)
The power-down register divisor is determined according to
the 4-bit word programmed into the PWRDWN register (see
table below).
Power-down mode 2
When there is no need for any output during power-down, an
alternate mode is available which will completely shut down
all outputs and the reference oscillator, but still preserves all
register contents. Power-down mode 2 in invoked by first
programming the power-down bit in the CNTL register and
then pulling the PD# pin low.
The PD# pin
The PD# pin has a standard internal pull-up resistor during
normal operation. When the chip goes into power-down
mode 1 or 2, the normal pull-up resistor is dynamically
switched to a weak pull-up, which reduces power consumption.
If the PD# pin is allowed to float after it has been pulled
down, the weak pull-up will bring the signal high and allow the
device to resume operation.
Power-Down Register Table
s
P
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
N
W
D
R
W
2
P
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
P
N
W
V
D
R
W
r
e
P
n
w
o
d
w
o
r
D
a
3
3
2
2
2
2
2
1
1
1
1
1
P
D
8
P
1
K
L
3
1
a
4
4
3
7
4
1
5
7
5
5
6
9
5
8
5
6
9
1
7
5
9
7
9
9
8
0
1
4
7
3
5
C
=
M
3
P
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
P
e
u
R
f
F
E
R
)
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
2
3
4
5
6
7
)
a
9
A
B
C
D
E
F
d
8
2
0
8
6
4
2
0
8
6
4
2
0
8
6
4
z
z
z
z
z
z
z
z
z
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
M
M
M
M
M
M
k
k
k
k
k
k
k
k
k
4
4
z
z
z
z
z
z
2
9
3
9
9
8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS9161A-01CW16 | Dual Programmable Graphics Frequency Generator |
| ICS9169C-232 | Frequency Generator for Pentium⑩ Based Systems |
| ICS9169C-27 | Frequency Generator for Pentium™ Based Systems |
| ICS9169C-271 | Frequency Generator for Pentium⑩ Based Systems |
| ICS9169C-272 | Frequency Generator for Pentium⑩ Based Systems |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS9161A-01CN16 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video/Graphics Clock Generator |
| ICS9161A-01CW | 制造商:ICS 功能描述: 制造商:INT_CIR_SYS 功能描述: |
| ICS9161A-01CW16 | 功能描述:IC FREQUENCY GENERATOR 16-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| ICS9161A-01CW16LF | 功能描述:IC FREQUENCY GENERATOR 16-SOIC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時鐘/頻率發(fā)生器，多路復(fù)用器 PLL:是 主要目的:存儲器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6 |
| ICS9161A-01CW16LFT | 功能描述:IC FREQUENCY GENERATOR 16-SOIC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。