- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360780 > ICS9161A Low-Power High-Performance Impact<TM> PAL<R> Circuits 28-PLCC 0 to 75 PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS9161A |
| 英文描述： | Low-Power High-Performance Impact<TM> PAL<R> Circuits 28-PLCC 0 to 75 |
| 中文描述： | 雙頻率可編程圖形發(fā)生器 |
| 文件頁數(shù)： | 3/15頁 |
| 文件大?。?/td> | 452K |
| 代理商： | ICS9161A |
3
ICS9161A
Register Definitions
The register file consists of the following six registers:
Register Addressing
As seen in the VCLK Selection table, OE acts to tristate the
output. The PD# pin forces the VCLK signal high while
powering down the part. The EXTCLK pin will only be
multiplexed in when EXTSEL and SEL0 are logic 0 and SEL1
is a logic 1.
The memory clock outputs are controlled by PD# and OE
as follows:
The Clock Select pins SEL0 and SEL1 have two purposes. In
serial programming mode, these pins act as the clock and data
pins. New data bits come in on SEL1 and these bits are
clocked in by a signal on SEL0. While these pins are acquiring
new information, the VCLK signal remains unchanged. When
SEL0 and SEL1 are acting as register selects, a time-out
interval is required to determine whether the user is selecting
a new register or wants to program the part. During this initial
time-out, the VCLK signal remains at its previous frequency.
At the end of this time-out interval, a new register is selected.
A second time-out interval is required to allow the VCO to
settle to its new value. During this period of time, typically
5ms, the input reference signal is multiplexed to the VCLK
signal.
When MCLK or the active VCLK register is being re-
programmed, then the reference signal is multiplexed glitch-
free to the output during the first time-out interval. A second
time-Register out interval is also required to allow the VCO
to settle. During this period, the reference signal is
multiplexed to the appropriate output signal.
The
ICS9161A
places the three video clock registers and the
memory clock register in a known state upon power-up. The
registers are initialized based on the state of the INIT1 and
INIT0 pins at application of power to the device. The INIT pins
must ramp up with VDD if a logical 1 on either pin is required.
These input pins are internally pulled down and will default to
a logical 0 if left unconnected.
The registers are initialized as follows:
Register Initialization
Register Selection
When the
ICS9161A
is operating, the video clock output is
controlled with a combination of the SEL0, SEL1, PD# and
OE pins. The video clock is also multiplexed to an external
clock (EXTCLK) which can be selected with the EXTSEL
pin. The VCLK Selection Table shows how VCLK is selected.
VCLK Selection
1
T
I
0
0
1
1
N
I
0
T
I
0
1
0
1
N
I
G
0
0
0
0
0
5
4
4
E
R
M
5
3
0
4
3
5
6
5
0
5
5
0
0
G
E
R
1
2
1
2
0
4
0
4
1
2
2
2
0
G
2
2
2
5
E
R
3
2
3
2
3
2
3
5
2
2
2
2
0
G
2
2
2
5
E
R
3
2
3
2
3
2
3
5
7
7
0
0
E
O
#
D
x
0
1
1
1
1
1
P
L
E
S
T
x
x
x
x
0
1
x
X
E
1
L
E
x
x
0
0
1
1
1
S
0
L
x
x
0
1
0
x
1
E
S
K
L
C
V
e
d
e
F
E
R
E
R
T
X
E
E
R
E
R
0
1
1
1
1
1
1
h
g
0
1
K
L
2
G
2
G
H
G
G
C
E
O
#
D
P
K
L
C
M
0
1
1
x
1
0
e
T
R
M
D
R
W
G
W
E
N
P
MCLK Selection
s
d
-
2
0
0
0
1
0
0
0
1
0
1
1
0
0
0
1
0
1
1
A
A
)
A
(
r
e
R
n
o
D
0
1
2
G
E
D
R
L
T
G
G
G
E
E
E
R
W
N
R
R
R
M
P
C
N
E
W
R
G
1
2
3
r
e
r
e
r
e
R
R
R
k
k
k
r
e
o
P
r
e
c
c
c
o
C
o
C
o
C
o
o
o
y
m
r
D
l
o
C
e
e
e
d
V
d
V
d
V
M
R
e
e
d
o
m
n
w
o
d
w
r
R
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS9161A-01CW16 | Dual Programmable Graphics Frequency Generator |
| ICS9169C-232 | Frequency Generator for Pentium⑩ Based Systems |
| ICS9169C-27 | Frequency Generator for Pentium™ Based Systems |
| ICS9169C-271 | Frequency Generator for Pentium⑩ Based Systems |
| ICS9169C-272 | Frequency Generator for Pentium⑩ Based Systems |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS9161A-01CN16 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video/Graphics Clock Generator |
| ICS9161A-01CW | 制造商:ICS 功能描述: 制造商:INT_CIR_SYS 功能描述: |
| ICS9161A-01CW16 | 功能描述:IC FREQUENCY GENERATOR 16-SOIC RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| ICS9161A-01CW16LF | 功能描述:IC FREQUENCY GENERATOR 16-SOIC RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時(shí)鐘/頻率發(fā)生器，多路復(fù)用器 PLL:是 主要目的:存儲(chǔ)器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6 |
| ICS9161A-01CW16LFT | 功能描述:IC FREQUENCY GENERATOR 16-SOIC RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。