- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67703 > ICS87972DYI-147 150 MHz, PROC SPECIFIC CLOCK GENERATOR, PQFP52 PDF資料下載
參數(shù)資料
| 型號： | ICS87972DYI-147 |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | 150 MHz, PROC SPECIFIC CLOCK GENERATOR, PQFP52 |
| 封裝： | 10 X 10 MM, 1.40 MM HEIGHT, MS-026, LQFP-52 |
| 文件頁數(shù)： | 3/14頁 |
| 文件大?。?/td> | 264K |
| 代理商： | ICS87972DYI-147 |
87972DYI-147
www.icst.com/products/hiperclocks.html
REV. A AUGUST 26, 2003
11
Integrated
Circuit
Systems, Inc.
ICS87972I-147
LOW SKEW, 1-TO-12
LVCMOS/LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER
FRZ
Latched
FRZ
C
lo
cke
d
Qx FREEZE Internal
Qx Internal
Qx Out
FRZ_CLK
FRZ_DATA
Star
t
Bit
QA0
QA1
QA2
QA3
QB0
QB1
QB2
QB3
QC1
QC2
QC3 QSYNC
FIGURE 4A.
FREEZE DATA INPUT PROTOCOL
USING THE OUTPUT FREEZE CIRCUITRY
OVERVIEW
To enable low power states within a system, each output of
ICS87972I-147 (Except QC0 and QFB) can be individually fro-
zen (stopped in the logic “0” state) using a simple serial inter-
face to a 12 bit shift register. A serial interface was chosen to
eliminate the need for each output to have its own Output En-
able pin, which would dramatically increase pin count and pack-
age cost. Common sources in a system that can be used to
drive the ICS87972I-147 serial interface are FPGA’s and ASICs.
PROTOCOL
The Serial interface consists of two pins, FRZ_Data (Freeze Data)
and FRZ_CLK (Freeze Clock). Each of the outputs which can be
frozen has its own freeze enable bit in the 12 bit shift register.The
sequence is started by supplying a logic “0” start bit followed by
12NRZ freeze enable bits. The period of each FRZ_DATA bit
equals the period of the FRZ_CLK signal. The FRZ_DATA serial
transmission should be timed so the ICS87972I-147 can sample
each FRZ_DATA bit with the rising edge of the FRZ_CLK signal.
To place an output in the freeze state, a logic “0” must be written
to the respective freeze enable bit in the shift register.To unfreeze
an output, a logic “1” must be written to the respective freeze
enable bit. Outputs will not become enabled/disabled until all 12
data bits are shifted into the shift register. When all 12 data bits
are shifted in the register, the next rising edge of FRZ_CLK will
enable or disable the outputs. If the bit that is following the 12th bit
in the register is a logic “0”, it is used for the start bit of the next
cycle; otherwise, the device will wait and won’t start the next
cycle until it sees a logic “0” bit. Freezing and unfreezing of the
output clock is synchronous (see the timing diagram below).When
going into a frozen state, the output clock will go LOW at the time
it would normally go LOW, and the freeze logic will keep the out-
put low until unfrozen. Likewise, when coming out of the frozen
state, the output will go HIGH only when it would normally go
HIGH.This logic, therefore, prevents runt pulses when going into
and out of the frozen state.
FIGURE 4B.
OUTPUT DISABLE TIMING
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS87972DYI-147LF | 150 MHz, PROC SPECIFIC CLOCK GENERATOR, PQFP52 |
| ICS87973BYI | PLL BASED CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
| ICS87973BYIT | PLL BASED CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
| ICS87973DYI-147T | PLL BASED CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
| ICS87973DYI-147LFT | PLL BASED CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS87972DYI-147LF | 功能描述:IC CLK MULT/ZD BUFFER 52-LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| ICS87972DYI-147LFT | 功能描述:IC CLK MULT/ZD BUFFER 52-LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| ICS87972DYILF | 功能描述:IC CLK MULT/ZD BUFFER 52-LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| ICS87972DYILFT | 功能描述:IC CLK MULT/ZD BUFFER 52-LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| ICS87973DYI-147LF | 功能描述:IC CLK MULT/ZD BUFFER 52TQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。