參數(shù)資料
型號: ICS87946AYI-01LF
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時鐘及定時
英文描述: LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
封裝: 7 X 7 MM, 1.40 MM HEIGHT, MS-026, LQFP-32
文件頁數(shù): 8/15頁
文件大?。?/td> 1230K
代理商: ICS87946AYI-01LF
ICS87946I-01
LOW SKEW, ÷1, ÷2 LVPECL-TO-LVCMOS/LVTTL CLOCK GENERATOR
IDT / ICS 16:1, SINGLE-ENDED MULTIPLEXER
2
ICS87946AYI-01 REV. BMAY 4, 2007
Table 1. Pin Descriptions
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
Table 2. Pin Characteristics
Number
Name
Type
Description
1
nc
Unused
No connect.
2VDD
Power
Power supply pin.
3
PCLK
Input
Pulldown
Non-inverting differential LVPECL clock input.
4
PCLK
Input
Pullup
Inverting differential LVPECL clock input.
5
DIV_SELA
Input
Pulldown
Controls frequency division for Bank A outputs. See Table 3
LVCMOS/LVTTL interface levels.
6
DIV_SELB
Input
Pulldown
Controls frequency division for Bank B outputs. See Table 3.
LVCMOS/LVTTL interface levels.
7
DIV_SELC
Input
Pulldown
Controls frequency division for Bank C outputs. See Table 3.
LVCMOS/LVTTL interface levels.
8, 11, 15, 20,
24, 27, 31
GND
Power
Power supply ground.
9, 13, 17
VDDC
Power
Output supply pins for Bank C outputs.
10, 12,
14, 16
QC0, QC1,
QC2, QC3
Output
Single-ended Bank C clock outputs. LVCMOS/LVTTL interface levels.
7
typical output impedance.
18, 22
VDDB
Power
Output supply pins for Bank B outputs.
19, 21,
23
QB2, QB1,
QB0
Output
Single-ended Bank B clock outputs. LVCMOS/LVTTL interface levels.
7
typical output impedance.
25, 29
VDDA
Power
Output supply pins for Bank A outputs.
26, 28,
30
QA2, QA1,
QA0
Output
Single-ended Bank A clock outputs. LVCMOS/LVTTL interface levels.
7
typical output impedance.
32
MR/OE
Input
Pulldown
Active HIGH Master Reset. Active LOW Output Enable. When logic HIGH,
the internal dividers are reset and the outputs are (Hi-Z). When logic LOW,
the internal dividers and the outputs are enabled. See Table 3.
LVCMOS/LVTTL interface levels.
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum
Units
CIN
Input Capacitance
4
pF
CPD
Power Dissipation Capacitance
VDD = VDDA = VDDB = VDDC =
3.465V
23
pF
RPULLUP
Input Pullup Resistor
51
k
RPULLDOWN Input Pulldown Resistor
51
k
ROUT
Output Impedance
5
7
12
相關PDF資料
PDF描述
ICS87946AYI-01T LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
ICS87949AY-01LF LOW SKEW CLOCK DRIVER, 15 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48
ICS87949AY-01 LOW SKEW CLOCK DRIVER, 15 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48
ICS87949AY-01LFT LOW SKEW CLOCK DRIVER, 15 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48
ICS87949AY-01T LOW SKEW CLOCK DRIVER, 15 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48
相關代理商/技術參數(shù)
參數(shù)描述
ICS87946AYI-01LFT 功能描述:IC CLOCK GENERATOR 32-LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:HiPerClockS™ 標準包裝:1,000 系列:- 類型:時鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應商設備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
ICS87946AYI-147 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK DIVIDER 32LQFP
ICS87946AYI-147LF 功能描述:IC CLOCK GENERATOR 32-LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:HiPerClockS™ 標準包裝:1,000 系列:- 類型:時鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應商設備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
ICS87946AYI-147LFT 功能描述:IC CLOCK GENERATOR 32-LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:HiPerClockS™ 標準包裝:1,000 系列:- 類型:時鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應商設備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
ICS87946AYI-147T 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK DIVIDER 32LQFP