- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360768 > ICS843002-31 700MHZ FEMTOCLOCKS⑩ VCXO BASED FREQUENCY TRANSLATOR AND JITTER ATTENUATOR PDF資料下載
參數(shù)資料
| 型號： | ICS843002-31 |
| 英文描述： | 700MHZ FEMTOCLOCKS⑩ VCXO BASED FREQUENCY TRANSLATOR AND JITTER ATTENUATOR |
| 中文描述： | ⑩VCXO的700MHz的FEMTOCLOCKS基于頻率轉(zhuǎn)換和抖動衰減器 |
| 文件頁數(shù)： | 6/27頁 |
| 文件大?。?/td> | 274K |
| 代理商： | ICS843002-31 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
843002CY-31
www.icst.com/products/hiperclocks.html
REV. B NOVEMBER 22, 2005
6
Integrated
Circuit
Systems, Inc.
ICS843002-31
700MH
Z
F
EMTO
C
LOCKS
VCXO B
ASED
F
REQUENCY
T
RANSLATOR
AND
J
ITTER
A
TTENUATOR
PRELIMINARY
S
ECTION
1. F
REQUENCY
T
RANSLATION
The ICS843002-31 is a two stage device, a VCXO PLL stage
followed by a low phase noise FemtoClock multiplier stage.
The VCXO uses a pullable crystal to lock to the reference
clock and can provide an output frequency up to 25MHz on
the single-ended VCLK output. For higher frequencies, the low
phase noise FemtoClock can multiply the VCXO PLL out-
put clock up to 700MHz on 2 differential LVPECL output
pairs (QA/nQA, QB/nQB).
The VCXO PLL stage has a 13-bit input divider and a 13-bit
feedback divider to generate large integer ratios needed for
some frequency translation applications. When configuring
the device is to use pullable crystals in the 17.5MHz – 25MHz
range on the VCXO PLL stage, and ensure that the
FemtoClock PLL is kept within its range of 560MHz to 700MHz.
Below are 3 examples:
1. 8kHz to 622.08MHz and 155.52MHz
This frequency translation requires use of both the VCXO
PLL and the FemtoClock circuit. The VCXO PLL can be used
to multiply up to 19.44MHz for use as a reference clock for
the FemtoClock which will do the multiplication from
19.44MHz to 622.08MHz.
Using a 19.44MHz pullable crystal on XTAL_IN/
XTAL_OUT, set the VCXO PLL feedback divider pins,
XOFB[12:0], to 2430. This multiplies the 8kHz refer-
ence clock to 19.44MHz.
Set the FemtoClock multiplication control pin, MP, to
0 which sets the multiplication factor to 32. This sets
the FemtoClock VCO to 622.08MHz.
Set the QA/nQA output divider control pins,
NPA[2:0] = 000 for divide by 1. This sets the QA/nQA
LVPECL output pair for 622.08MHz.
Set the QB/nQB output divider control pins,
NPB[2:0] = 010 for divide by 4. This sets the QB/nQB
LVPECL output pair for 155.52MHz.
2. T1 to T3. (1.544MHz to two 44.736MHz outputs)
Since 44.736MHz is slightly higher than the maximum VCXO
output frequency, the FemtoClock circuit will have to be used.
Using a pullable 22.368MHz on XTAL_IN/XTAL_OUT,
setthe VCXO PLL feedback divider pins, XOFB[12:0]
to 2796 and the input divider pins, XOIN[12:0] to 193.
This multiplies the 1.544MHz reference to 22.368MHz
(1.544MHz * 2796/193 = 22.368MHz).
Set the FemtoClock multiplication control pin, MP, to
28 which sets the VCO at 626.304MHz.
Set the QA/nQA output divider control pins,
NPA[2:0] = 101 for divide by 14. This sets the QA/nQA
LVPECL output pair for 44.736MHz.
Set the QB/nQB output divider control pins,
NPB[2:0] = 000 for divide by 1. This sets the QB/nQB
LVPECL output pair for 44.736MHz
3. T1 to E1. (1.544MHz to two 2.048MHz outputs)
The 2.048MHz output frequency requirement is low enough
that the FemtoClock circuit is not required. Only the VCXO
stage is used for this frequency translation.
Using a pullable 24.576MHz on XTAL_IN/XTAL_OUT,
setthe VCXO PLL feedback divider pins, XOFB[12:0]
to 3072 and the input divider pins, XOIN[12:0] to 193.
This multiplies the 1.544MHz reference to 2.048MHz
(1.544MHz * 3072/193 = 24.576MHz).
Set the VCXO PLL Output Divider control pins,
NV[1:0] = 01 for /12. This divides the 24.576MHz VCXO
PLL frequency down to 2.048MHz.
The Frequency Configuration Table Examples (see the follow-
ing pages) are intended to show the most common frequency
translation requirements. It is sorted in order of descending
input frequency. It is not intended to be an exhaustive configur-
ation table because that would be impractical with almost 3
billion possible configurations. As far as configuration is
concerned, frequencies <= 25MHz can be generated with the
VCXO PLL while frequencies > 25MHz require the use of the
downstream FemtoClock which can multiply the VCXO PLL
output up to 700MHz. Complex integer ratios are handled with
the VCXO PLL stage and the FemtoClock circuit can be
configured to multiply the VCXO PLL output by 32 or 28. The
following example will illustrate the configuration process.
Assume you have a 1.544MHz T1 clock which needs to be
multiplied up to 622.08MHz (OC12). Obviously, the
FemtoClock multiplier will be needed to achieve 622.08MHz.
Since the FemtoClock has a selectable multiplication factor
of 28 or 32, this means there are 2 viable VCXO PLL crystal
choices which fall within its 17.5MHz – 15MHz range:
22.217143MHz (/28 feedback divider) or 19.44MHz (/32
feedback divider). Use of the /28 feedback divider for the
FemtoClock multiplier will give slightly better phase noise,
but in this case 22.217143/1.544 cannot be exactly
achieved with the 13-bit input and feedback VCXO PLL
dividers. Using the x32 setting of the FemtoClock allows a
ratio of 19.44/1.544 = 2430/193 which is easily achievable.
So the FemtoClock would be set for x32 and a 19.44MHz
crystal would be used. The VCXO PLL input divider would
be set for 193 and the VCXO PLL feedback divider would
be set for 2430. To double check the solution, perform the
following calculation: 1.544 * 2430 * 32/193 = 622.08MHz.
The 2
nd
FemtoClock multiplier output, QB/nQB, can be set to
equal the QA/nQA output frequency or a fraction of its frequency.
The following fractional values are available: /1, /2, /4, /8.
S
ECTION
2. F
REQUENCY
C
ONFIGURATION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS843002CY31 | 700MHZ FEMTOCLOCKS⑩ VCXO BASED FREQUENCY TRANSLATOR AND JITTER ATTENUATOR |
| ICS843002CY-31 | 700MHZ FEMTOCLOCKS⑩ VCXO BASED FREQUENCY TRANSLATOR AND JITTER ATTENUATOR |
| ICS843002CY-31LF | 700MHZ FEMTOCLOCKS⑩ VCXO BASED FREQUENCY TRANSLATOR AND JITTER ATTENUATOR |
| ICS843002CY-31LFT | 700MHZ FEMTOCLOCKS⑩ VCXO BASED FREQUENCY TRANSLATOR AND JITTER ATTENUATOR |
| ICS843002CY-31T | 700MHZ FEMTOCLOCKS⑩ VCXO BASED FREQUENCY TRANSLATOR AND JITTER ATTENUATOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS843002A01 | 制造商:ICS 制造商全稱:ICS 功能描述:FEMTOCLOCKS⑩ CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER |
| ICS843002AG | 制造商:ICS 制造商全稱:ICS 功能描述:FEMTOCLOCKS⑩ CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER |
| ICS843002AG-01 | 制造商:ICS 制造商全稱:ICS 功能描述:FEMTOCLOCKS? CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER |
| ICS843002AG-01LF | 功能描述:IC SYNTHESIZER LVPECL 20-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™, FemtoClock™ 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ICS843002AG-01LFT | 功能描述:IC SYNTHESIZER LVPECL 20-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™, FemtoClock™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。