參數(shù)資料
型號(hào): ICS8308AGILF
廠商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 4/16頁(yè)
文件大小: 0K
描述: IC CLOCK BUFFER MUX 2:8 24-TSSOP
標(biāo)準(zhǔn)包裝: 62
系列: HiPerClockS™
類(lèi)型: 扇出緩沖器(分配),多路復(fù)用器
電路數(shù): 1
比率 - 輸入:輸出: 2:8
差分 - 輸入:輸出: 是/無(wú)
輸入: HCSL,LVCMOS,LVDS,LVHSTL,LVPECL,LVTTL,SSTL
輸出: LVCMOS,LVTTL
頻率 - 最大: 350MHz
電源電壓: 2.375 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 24-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 24-TSSOP
包裝: 管件
其它名稱(chēng): 8308AGILF
ICS8308AGILF-ND
ICS8308AGI REVISION C APRIL 4, 2013
12
2013 Integrated DeviceTechnology, Inc.
ICS8308I Data Sheet
LOW SKEW, 1-TO-8 DIFFERENTIAL/LVCMOS-TO-LVCMOS FANOUT BUFFER
SCHEMATIC EXAMPLE
Figure 3 shows a schematic example of the ICS8308I. In this
example, the LVCMOS_CLK input is selected. The decoupling
FIGURE 3. ICS8308I LVPECL BUFFER SCHEMATIC EXAMPLE
C4
0.1u
(U1,9)
R1
43
VDD
Zo = 50 Ohm
(U1,16)
R10
1K
R11
43
C2
0.1u
C3
0.1u
VDD
(U1,20)
U1
ICS8308I
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
Q0
GND
CLK_SEL
LVCMOS_CLK
CLK
nCLK
CLK_EN
OE
VDD
GND
Q1
VDDO
Q7
GND
Q6
VDDO
Q5
GND
Q4
VDDO
Q3
GND
Q2
VDDO
VDD=3.3V
R9
1K
(U1,12)
R8
43
Ro ~ 7 Ohm
3.3V_LVCMOS
3.3V LVCMOS/LVTTL
C5
0.1u
R12
1K
VDD
(U1,24)
Zo = 50 Ohm
VDD
3.3V LVCMOS/LVTTL
C1
0.1u
capacitors should be physically located near the power pin.
INPUTS:
LVCMOS_CLK INPUT
For applications not requiring the use of an LVCMOS_CLK, it
can be left floating. Though not required, but for additional
protection, a 1k
Ω resistor can be tied from the LVCMOS_CLK
input to ground.
CLK/nCLK INPUTS
For applications not requiring the use of the differential input,
both CLK and nCLK can be left floating. Though not required, but
for additional protection, a 1k
Ω resistor can be tied from CLK to
ground.
LVCMOS CONTROL PINS
All control pins have internal pullups or pulldowns; additional
resistance is not required but can be added for additional
protection. A 1k
Ω resistor can be used.
RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS
OUTPUTS:
LVCMOS OUTPUTS
All unused LVCMOS output
s can be left floating. There should be
no trace attached.
Power On Sequence
There is no power on sequence requirement for the V
DD
and V
DDO.
If the V
DDO
is turned on before the V
DD,
there will be unknown
state at the outputs during initial condition when the V
DDO
is on
and V
DD
is off.
相關(guān)PDF資料
PDF描述
ICS83115BRLFT IC CLK BUFF 1:16 200MHZ 28-SSOP
ICS8312AYLFT IC CLK BUFF 1:12 250MHZ 32-LQFP
ICS8316AKLF IC CLOCK BUFFER 1:16 32-VFQFPN
ICS83210AYLF IC CLK BUFF 1:10 150MHZ 32-TQFP
ICS8344AY-01LF IC CLOCK BUFFER MUX 2:24 48-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS8308AGILFT 功能描述:IC CLOCK BUFFER MUX 2:8 24-TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器,驅(qū)動(dòng)器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:74 系列:- 類(lèi)型:扇出緩沖器(分配) 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL,LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:管件
ICS8308AGIT 制造商:ICS 制造商全稱(chēng):ICS 功能描述:Low Skew, 1-To-8 Differential/LVCOMS-TO-LVCMOS Fanout Buffer
ICS8308I 制造商:ICS 制造商全稱(chēng):ICS 功能描述:Low Skew, 1-To-8 Differential/LVCOMS-TO-LVCMOS Fanout Buffer
ICS830S21AMI-01LF 功能描述:IC CLK BUFF DRIVER TRANSLA 8SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器,驅(qū)動(dòng)器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:74 系列:- 類(lèi)型:扇出緩沖器(分配) 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL,LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:管件
ICS830S21AMI-01LFT 功能描述:IC CLK BUFF DRIVER TRANSLA 8SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器,驅(qū)動(dòng)器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:74 系列:- 類(lèi)型:扇出緩沖器(分配) 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL,LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:管件