- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360752 > ICS650R-27ILF Networking Clock Source PDF資料下載
參數(shù)資料
| 型號： | ICS650R-27ILF |
| 英文描述： | Networking Clock Source |
| 中文描述： | 網(wǎng)絡時鐘源 |
| 文件頁數(shù)： | 1/6頁 |
| 文件大?。?/td> | 99K |
| 代理商： | ICS650R-27ILF |
ICS650-27
MDS 650-27 D
1
Revision 070505
Integrated Circuit Systems, Inc.
●
525 Race Street, San Jose, CA 95126
●
tel (408) 297-1201
●
www.icst.com
Networking Clock Source
Description
The ICS650-27 is a low cost, low jitter, high
performance clock synthesizer for networking
applications. Using analog Phase-Locked Loop (PLL)
techniques, the device accepts a 12.5 MHz or 25 MHz
clock or fundamental mode crystal input to produce
multiple output clocks for networking chips, PCI
devices, SDRAM, and ASICs. The ICS650-27 outputs
all have zero ppm synthesis error.
The ICS650-27 is pin compatible and functionally
equivalent to the ICS650-07. It is a performance
upgrade and is recommended for all new 3.3V
designs.
See the MK74CB214, ICS551, and ICS552-01 for
non-PLL buffer devices which produce multiple
low-skew copies of these output clocks.
See the ICS570, ICS9112-16/17/18 for zero delay
buffers that can synchronize outputs and other needed
clocks.
Features
Packaged in 20-pin (150 mil) SSOP (QSOP)
Available in Pb (lead) free package
12.5 MHz or 25 MHz fundamental crystal or clock
input
Six output clocks with selectable frequencies
SDRAM frequencies of 67, 83, 100, and 133 MHz
Buffered crystal reference output
Zero ppm synthesis error in all clocks
Ideal for PMC-Sierra’s ATM switch chips
Full CMOS output swing with 25 mA output drive
capability at TTL levels
Advanced, low-power, sub-micron CMOS process
Operating voltage of 3.3 V
Industrial temperature only
Block Diagram
Clock
Buffer/
Crystal
Oscillator
Clock
Synthesis
and Control
Circuitry
25 or 12.5 MHz
cyrstal or clock
ACS1:0
CLKA1
CCS
GND
2
BCS1:0
2
2
X1/ICLK
X2
CLKA2
CLKB1
CLKB2
CLKC1
CLKC2
REFOUT
VDD
2
/2
/2
OE (all outputs)
相關PDF資料 |
PDF描述 |
|---|---|
| ICS650R-27ILFT | Networking Clock Source |
| ICS650R-27IT | Networking Clock Source |
| ICS650-36 | Networking & PCI Clock Source |
| ICS650G-36 | Networking & PCI Clock Source |
| ICS650G-36LF | Networking & PCI Clock Source |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ICS650R-27ILFT | 功能描述:IC CLOCK SYNTHESIZER 20-SSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應商設備封裝:32-TQFP（7x7） 包裝:帶卷 (TR) |
| ICS650R-27IT | 功能描述:IC CLK SOURCE NETWORK 20-SSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標準包裝:96 系列:- 類型:時鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
| ICS651 | 制造商:ICS 制造商全稱:ICS 功能描述:LOW SKEW 1 TO 4 CLOCK BUFFER |
| ICS65-1 | 制造商:Thomas & Betts 功能描述:INSULATED SERV.ENTR.SLEEVE 制造商:Thomas & Betts 功能描述:Cable Accessories Compression Splice Aluminum |
| ICS651-03 | 制造商:ICS 制造商全稱:ICS 功能描述:VOIP Clock Source |
發(fā)布緊急采購，3分鐘左右您將得到回復。