- 您現在的位置：買賣IC網 > PDF目錄299195 > ICS2008AY-10 SPECIALTY CONSUMER CIRCUIT, PQFP44 PDF資料下載
參數資料
| 型號： | ICS2008AY-10 |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP44 |
| 封裝： | TQFP-44 |
| 文件頁數： | 18/19頁 |
| 文件大?。?/td> | 747K |
| 代理商： | ICS2008AY-10 |
ICS2008A
8
Video Control Register IR32
GENLOCK ENABLE When set to one, this bit enables
the genlock circuits to sync to the selected video input signal.
When reset to 0, the video sync will freewheel, generating
video timing from the internal oscillator. The freewheel mode
would be selected when striping LTC to allow synchroni-
zation with a MIDI sequencer or other strictly timed audio
source.
VTRES When set to one, this bit clears the video timing
counters to dot zero of line 1 of field 1. This is useful when the
video is free running, not genlocked and LTC sync needs to be
synchronized to an event such as the CLICK input.
VSYNCSEL When set to one, this bit selects the video
input source from Video2 (Y2) to be the SYNC source for the
internal video timing. Otherwise, when reset to zero, Video1
(Y1) is selected.
VITCSEL When set to one, this bit selects the video input
source from Video2 (Y2) to be the VITC time code source for
the VITC receiver. Otherwise, when reset to zero, Video1
(Y1) is selected.
VOUTSEL When set to one, this bit selects the video
input source from Video2 (Y2, C2) to be output on the video
outputs (YOUT, COUT). When reset to zero, Video1 (Y1,
C1) are selected.
VID1_S When set to one, this bit causes the Video1 source
to be treated as S-Video. Otherwise, when cleared to zero, the
Video1 source is treated as composite video.
VID2_S When set to one, this bit causes the Video2 source
to be treated as S-Video. Otherwise, when cleared to zero, the
Video2 source is treated as composite video.
VITC Read Line Select Registers IR30-IR31
As with the VITC Write Line Register, these registers allow
control of the individual redundant VITC read lines. The
processor can also reprogram these dynamically to allow for
scanning of VITC code when the source lines are unknown.
Read Line Selects the line from which VITC code is to be
read within each field. It works identically to the Write Line
in that the video line selected is the number in this register
plus 10.
Auto line scanning is enabled by writing a 1Fh to the Read
Line field. This causes the VITC reader to search for time
code. If VITC Read Line 1 is set to search, it starts with line
10 and quits when it finds a valid time code or when it reaches
line 41. Searching with VITC Read Line 2 starts after VITC
Read Line 1. In the case of searching for both VITC Read
Lines 1 and 2, VITC Read Line 2 starts searching after the
first valid time code has been found. However, if VITC Read
Line 1 is set to a specific line, VITC Read Line 2 starts after
that specified line regardless of whether valid time code was
received. In any case, the search terminates after line 41.
CRCERR This bit is reset to zero when a valid VITC code
has been received. It is valid from the end of the selected
video line until the end of the selected line in the next field.
NOCODE This bit is set when a framing error occurs in
the VITC code, i.e. not all the bits of the code were received
by the time the end of the video line occurred. Both CRCERR
and NOCODE must be zero to qualify a VITC code.
Video Control Register
GENLOCK ENABLE (1-lock, 0-freewheel)
VTRES - Video Timing Reset (1-reset)
VSYNCEL - Video SYNC Source Select
VITCSEL - VITC Source Select
VOUTSEL - Video Output Select
VID1_S - Video1 S-Video Select
VID2_S - Video2 S-Video Select
PAL/NTSC (1-PAL, 0-NTSC)
7
6
5
4
3
2
1
0
IR32
VITC Read Line 1
Read Line 10-40 (N+10)
CRCERR (1-error, 0-OK) (r/o)
NOCODE (1-no code, 0-code) (r/o)
VITC Read Enable (1-enable)
IR30
7
6
5
4
3
2
1
0
VITC Read Line 2
Read Line 10-40 (N+10)
CRCERR (1-error, 0-OK) (r/o)
NOCODE (1-no code, 0-code) (r/o)
VITC Read Enable (1-enable)
IR31
7
6
5
4
3
2
1
0
相關PDF資料 |
PDF描述 |
|---|---|
| ICS291PGLF | 200 MHz, OTHER CLOCK GENERATOR, PDSO20 |
| ICS345RP | 200 MHz, OTHER CLOCK GENERATOR, PDSO20 |
| ICS4231M-03 | 33 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS650R-21T | 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO20 |
| ICS661GILFTR | 73.728 MHz, OTHER CLOCK GENERATOR, PDSO16 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ICS2008B | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:SMPTE Time Code Receiver/Generator |
| ICS2008BEB | 制造商:ICS 制造商全稱:ICS 功能描述:SMPTE Time Code Receiver/Generator |
| ICS2008BEP | 制造商:ICS 制造商全稱:ICS 功能描述:SMPTE Time Code Receiver/Generator |
| ICS2008BV | 功能描述:IC TIME CODE RCVR/GEN 44-PLCC RoHS:否 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產品變化通告:Product Discontinuation 07/Mar/2011 標準包裝:3,000 系列:OMNITUNE™ 類型:調諧器 應用:移動電話，手機，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應商設備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064 |
| ICS2008BVLF | 功能描述:IC TIME CODE RCVR/GEN 44-PLCC RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 標準包裝:250 系列:- 類型:電平移位器 應用:LCD 電視機/監(jiān)控器 安裝類型:表面貼裝 封裝/外殼:28-WFQFN 裸露焊盤 供應商設備封裝:28-WQFN（4x4）裸露焊盤 包裝:帶卷 (TR) 其它名稱:296-32523-2TPS65198RUYT-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復。