- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360743 > ICS1572 GT 7C 7#16S SKT RECP WALL RM PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS1572 |
| 英文描述： | GT 7C 7#16S SKT RECP WALL RM |
| 中文描述： | 用戶可編程的差分輸出圖形時(shí)鐘發(fā)生器 |
| 文件頁(yè)數(shù)： | 1/19頁(yè) |
| 文件大?。?/td> | 276K |
| 代理商： | ICS1572 |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
ICS1572-101 Pinout
ICS1572-301 Pinout
CRYSTAL
OSCILLATOR
/ R
PHASE-
FREQUENCY
DETECTOR
CHARGE
PUMP
LOOP
FILTER
VCO
PRESCALER
/ A
/ M
MUX
MUX
/ 2
/ 4
/ N1
MUX
DRIVER
DIFF.
OUTPUT
DRIVER
/ N2
PROGRAMMING
INTERFACE
CLK+
CLK
LOAD
LD/N2
XTAL1
XTAL2
FEEDBACK DIVIDER
EXTFBK
BLANK
(-301 only)
N.C.
AD0
1
2
3
4
5
6
7
8
9
20
19
18
17
16
15
14
13
12
11
N.C.
AD1
AD2
VDD
VDD
VDDO
IPRG
CLK+
CLK-
N.C.
XTAL1
XTAL2
STROBE
VSS
VSS
LOAD
LD/N2
N.C.
10
Description
The
ICS1572
is a high performance monolithic phase-locked
loop (PLL) frequency synthesizer. Utilizing ICS’s advanced
CMOS mixed-mode technology, the
ICS1572
provides a low
cost solution for high-end video clock generation in worksta-
tions and high-end PC applications.
The
ICS1572
has differential video clock outputs (CLK+ and
CLK-) that are compatible with industry standard video DACs.
Another clock output, LOAD, is provided whose frequency is
derived from the main clock by a programmable divider. An
additional clock output is available, LD/N2, which is derived
from the LOAD frequency and whose modulus may also be
programmed.
Operating frequencies are fully programmable with direct con-
trol provided for reference divider, pre-scaler, feedback divider
and post-scaler.
Reset of the pipeline delay on Brooktree RAMDACs
may
be performed under register control. Outputs may also be set
to desired states to facilitate circuit board testing.
Features
Supports high-resolution graphics - CLK output to
180 MHz
Eliminates need for multiple ECL output crystal oscillators
Fully programmable synthesizer capability - not just a
clock multiplier
Available in 20-pin 300-mil wide body SOIC package
Available in both parallel (101) and serial (301)
programming versions
Circuit included for reset of Brooktree RAMDAC pipeline
delay
Applications
Workstations
AutoCad Accelerators
High-end PC graphics systems
User Programmable Differential Output Graphics Clock Generator
ICS1572
Figure 1
ICS1572RevC093094
RAMDAC is a trademark of Brooktree Corporation.
Integrated
Circuit
Systems, Inc.
N.C.
AD0
XTAL1
XTAL2
STROBE
1
2
3
4
5
6
7
8
9
20
19
18
17
16
15
14
13
12
11
N.C.
AD1
AD2
VDD
VDD
VDDO
IPRG
CLK+
CLK-
N.C.
VSS
VSS
LOAD
LD/N2
N.C.
10
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS1572M-101 | GT 4C 4#12 PIN RECP WALL RM |
| ICS1572M-301 | GT 4C 4#12 SKT RECP WALL RM |
| ICS1574B | GT 5C 5#12 PIN RECP WALL RM |
| ICS1574BEB | GT 5C 5#12 SKT RECP WALL RM |
| ICS1574BM | GT 10C 10#16 PIN RECP WALL RM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS1572M101 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video/Graphics Clock Generator |
| ICS1572M-101 | 制造商:ICS 制造商全稱:ICS 功能描述:User Programmable Differential Output Graphics Clock Generator |
| ICS1572M301 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video/Graphics Clock Generator |
| ICS1572M-301 | 制造商:ICS 制造商全稱:ICS 功能描述:User Programmable Differential Output Graphics Clock Generator |
| ICS1574B | 制造商:ICS 制造商全稱:ICS 功能描述:User Programmable Laser Engine Pixel Clock Generator |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。