- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67684 > ICS1524AM (INTEGRATED DEVICE TECHNOLOGY INC) 250 MHz, OTHER CLOCK GENERATOR, PDSO24 PDF資料下載
參數(shù)資料
| 型號： | ICS1524AM |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | 250 MHz, OTHER CLOCK GENERATOR, PDSO24 |
| 封裝： | 0.300INCH, SOIC-24 |
| 文件頁數(shù)： | 7/24頁 |
| 文件大?。?/td> | 354K |
| 代理商： | ICS1524AM |
15
ICS1524A
ICS1524A Rev D 12/23/2005
Specific Layout Guidelines
1. Digital Supply (VDD) – Bypass pin 1 (VDD) to pin 2 (VSS) a 0.1-F capacitor, located as close as possible to the pins. A
0.01-F capacitor may be added for additional high frequency rejection.
2. External Loop Filter – Strongly recommended in All Designs. Locate loop filter components as close to pins 8 and 9
(EXTFIL and EXTFILRET) as possible with minimum length traces. Typical loop filter values are 6.8K Ohms for the
series resistor, 3300 pF RF-type capacitor for the series capacitor, and 33 pF for the shunt capacitor. (For details, see
the Frequently Asked Questions part of the ICS1523 Applications Guide, FAQ2 and FAQ3.) A ground isolated, surface
trace can be useful to isolate this section from the rest of the board.
3. Analog PLL Supply (VDDA) – Decouple main VDD from pin 10 (VDDA) with a series ferrite bead. Bypass the supply end
of the bead with 4.7-F. Bypass pin 10 to pin 11 (VSSA) with a 0.1-F capacitor. A 0.01-F capacitor may be added for
additional high frequency rejection. Locate these components as close as possible to the pins.
4. PECL Current Set Resistor – Locate PECL current-set resistor as close as possible to pin 24 (IREF). Bypass pin 24 to
ground with a 0.1 -F capacitor.
5. PECL Outputs – Implement these outputs as microstrip transmission lines. The trace widths shown are for 75 Ohm
characteristic impedance. Locate any optional series “snubbing” resistors as close as possible to the source pins. If
the termination resistors are included on-board, locate them as close as possible to the load and connect directly to the
power and ground planes.
[These termination resistors are omitted if the load device implements them internally. For details, see the ICS applica-
tion note on microstrip and striplines (1572AN1) and within the ICS1523 Applications Guide, the application note on
Designing a Custom Interface for the ICS1523 (1523AN4.)]
6. Output Driver Supply – Bypass pin 18 (VDDQ) to pin 19 (VSSQ) with a 0.1-F capacitor, located as close as possible
to the pins. A 0.01-F capacitor may be added for additional high frequency rejection.
7. SSTL_3 Outputs – SSTL_3 outputs can be used like conventional CMOS rail-to-rail logic or as a terminated transmis-
sion line system at higher-output frequencies. With terminated outputs, the considerations of item 5, “PECL Outputs”
apply. See JEDEC documents JESD8-A and JESD8-8.
.
General Layout Guidelines
Use a PC board with at least four layers: one power, one ground, and two signal.
Use at least one 4.7 uF Tantalum (or similar) capacitor for global VDD bulk decoupling.
All supply voltages must be supplied from a common source and must ramp together.
Any flux or other board surface debris can degrade the performance of the external loop filter.
Ensure that the 1524A area of the board is free of contaminants.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS1524AMT | 250 MHz, OTHER CLOCK GENERATOR, PDSO24 |
| ICS1527G-60LFTR | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| ICS1562BM-001LF | 260 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| ICS1567M-XXX-LF | 180 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| ICS1574BM | 130 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS1524AMLF | 功能描述:IC CLK GEN SSTL_3/PECL 24-SOIC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
| ICS1524AMLFT | 功能描述:IC CLK GEN SSTL_3/PECL 24-SOIC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
| ICS1524AMT | 功能描述:IC CLK GEN SSTL_3/PECL 24-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
| ICS1524M | 制造商:ICS 制造商全稱:ICS 功能描述:Dual Output Phase Controlled SSTL-3/PECL Clock Generator |
| ICS1524MT | 制造商:ICS 制造商全稱:ICS 功能描述:Dual Output Phase Controlled SSTL-3/PECL Clock Generator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。