- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67684 > ICS1522MLF 230 MHz, VIDEO CLOCK GENERATOR, PDSO24 PDF資料下載
參數(shù)資料
| 型號： | ICS1522MLF |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | 230 MHz, VIDEO CLOCK GENERATOR, PDSO24 |
| 封裝： | SOIC-24 |
| 文件頁數(shù)： | 7/13頁 |
| 文件大?。?/td> | 2240K |
| 代理商： | ICS1522MLF |
3
ICS1522
Output Description
The differential output drivers, CLK+ and CLK-, are
current-mode and are designed to drive resistive terminations
in a complementary fashion. The outputs are current-
sinking only, with the amount of sink current programmable
via the IPRG pin. The sink current, which is steered to
either CLK+ or CLK-, is four times the current supplied to
the IPRG pin. For most applications, a resistor from VDDO
to IPRG will set the current to the necessary precision.
Reference Oscillator and
Crystal Selection
The ICS1522 has circuitry on-board to implement a Pierce
oscillator with the addition of a quartz crystal and two
external loading capacitors (EXTREF bit must be set to
logic 0). Pierce oscillators operate the crystal in anti- (also
called parallel-) resonant mode.
Series-resonant crystals may also be used with the ICS1522.
Be aware that the oscillation frequency will be slightly
higher than the frequency that is stamped on the can
(typically 0.025-0.05%).
As the entire operation of the phase-locked loop depends
on having a stable reference frequency, we recommend
that the crystal be mounted as closely as possible to the
package. Avoid routing digital signals or the ICS1522
outputs underneath or near these traces. It is also desirable
to ground the crystal can to the ground plane, if possible.
If an external reference frequency source is to be used with
the ICS1522, it is important that it be jitter-free. The rising
and falling edges of that signal should be fast and free of
noise for best results. The loop phase is locked to the rising
edge of the XTAL1/EXTREF input signal, if REF_POL is
set to logic 0. Additionally, the EXTREF bit should be set
to logic 1 to switch in a TTL-compatible buffer at this
input.
24-Pin SOIC
Line-Locked Operation
Some video applications require a clock to be generated
that is a multiple of horizontal sync. The ICS1522
supports this mode of operation. The reference divider
should be set to divide by one and the desired polarity
(rising or falling) of lock edge should be selected. By
using the phase detector hardware disable mode (PDEN),
the PLL can be made to free-run at the beginning of the
vertical interval of the external video, and can be
reactivated at its completion.
External Feedback Operation
The ICS1522 option also supports the inclusion of an
external counter as the feedback divider of the PLL.
This mode is useful in graphic systems that must be
“genlocked” to external video sources.
When the FBK_SEL bit is set to logic 0, the phase-
frequency detector will use the EXTFBK pin as its
feedback input. The loop phase will be locked to the
rising edges of the signal applied to the EXTFBK input
if FBK_POL is set to logic 0 Synchronous switchover
to the internal feedback can be ac-complished by
setting the FBK-SEL bit to logic 1 while an active
feedback source exists on the EXTFBK pin.
Fine Phase Adjustment
The ICS1522 has the capability of adjusting the pixel
clock phase relative to the input reference phase.
Entire pixels can be added or removed under register
control with sub-pixel adjust-ment accomplished by a
control voltage on the FINE input pin. By utilizing the
fine phase adjust, after first synchronously switching
from external feedback to internal feedback, the graphics
system phase can be precisely controlled relative to
the input horizontal sync.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS1524AMT | 250 MHz, OTHER CLOCK GENERATOR, PDSO24 |
| ICS1524AM | 250 MHz, OTHER CLOCK GENERATOR, PDSO24 |
| ICS1524AMT | 250 MHz, OTHER CLOCK GENERATOR, PDSO24 |
| ICS1527G-60LFTR | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| ICS1562BM-001LF | 260 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS1523 | 制造商:ICS 制造商全稱:ICS 功能描述:High-Performance Programmable Line-Locked Clock Generator |
| ICS1523M | 功能描述:IC VIDEO CLK SYNTHESIZER 24-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標準包裝:96 系列:- 類型:時鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
| ICS1523MLF | 功能描述:IC SYNTHESIZER VIDEO CLK 24-SOIC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ICS1523MLFT | 功能描述:IC VIDEO CLK SYNTHESIZER 24-SOIC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| ICS1523MT | 功能描述:IC VIDEO CLK SYNTHESIZER 24-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標準包裝:96 系列:- 類型:時鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。