參數(shù)資料
型號(hào): IC43R16160-5T
英文描述: 4M x 16 Bit x 4 Banks (256-MBIT) DDR SDRAM
中文描述: 4米× 16位× 4個(gè)銀行(256兆)DDR SDRAM內(nèi)存
文件頁數(shù): 32/56頁
文件大?。?/td> 1271K
代理商: IC43R16160-5T
AC Operating Conditions & Timming Specification
AC Operating Conditions
Note:
1.Vih(max) = 4.2V. The overshoot voltage duration is < 3ns at VDD.
2. Vil(min) = -1.5V. The undershoot voltage duration is < 3ns at VSS.
3. VID is the magnitude of the difference between the input level on CK and the input on CK.
4. The value of V
IX
is expected to equal 0.5*V
DDQ
of the transmitting device and must track variations in the DC level of the same.
ELECTRICAL CHARACTERISTICS AND AC TIMING for PC400/PC333/PC266/PC200 -Abso-
lute Specifications
(Notes: 1-5, 14-17) (0°C < T
A
< 70°C; V
DD
Q = +2.5V ±0.2V, +2.5V ±0.2V for DDR400 device V
DD
Q = +2.6V ±0.1V, +2.5V
±0.1V)
Parameter/Condition
Symbol
Min
Max
Unit
Note
Input High (Logic 1) Voltage, DQ, DQS and DM signals
VIH(AC)
VREF + 0.31
V
1
Input Low (Logic 0) Voltage, DQ, DQS and DM signals.
VIL(AC)
VREF - 0.31
V
2
Input Differential Voltage, CK and CK inputs
VID(AC)
0.7
VDDQ+0.6
V
3
Input Crossing Point Voltage, CK and CK inputs
VIX(AC)
0.5*VDDQ-0.2
0.5*VDDQ+0.2
V
4
SYMBOL
MIN
MAX
MIN
MAX
MIN
MAX
UNITS
NOTES
t
AC
-0.65
0.65
-0.7
0.7
-0.75
0.75
ns
CK high-level width
T
CH
0.45
0.55
0.45
0.55
0.45
0.55
t
CK
30
CK low-level width
T
CL
0.45
0.55
0.45
0.55
0.45
0.55
t
CK
30
Clock cycle time
CL = 3
t
CK(3)
5
10
-
12
-
12
ns
48
CL = 2.5
t
CK(2.5)
6
10
6
12
7
12
ns
48
CL = 2.5
t
CK(2)
7.5
10
7.5
12
7.5
12
ns
48
t
DH
0.40
0.45
0.50
ns
26,31
t
DS
0.40
0.45
0.50
ns
26,31
t
DIPW
1.75
1.75
1.75
ns
31
t
DQSCK
-0.6
0.6
-0.6
0.6
-0.75
0.75
ns
t
DQSH
0.35
0.35
0.35
t
CK
t
DQSL
0.35
0.35
0.35
t
CK
t
DQSQ
0.4
0.45
0.5
ns
25,26
t
DQSS
0.72
1.25
0.75
1.25
0.75
1.25
t
CK
t
DSS
0.2
0.2
0.2
t
CK
-5
-6
-7
Access window of DQs from CK/
CK
DQ and DM input hold time relative
to DQS
DQ and DM input setup time
relative to DQS
DQ and DM input pulse width (for
each input)
Access window of DQS from
CK/
CK
DQS input high pulse width
DQS input low pulse width
DQS-DQ skew, DQS to last DQ
valid, per group, per access
Write command to first DQS
latching transition
DQS falling edge to CK rising -
setup time
AC CHARACTERISTICS
PARAMETER
IC4
3R16160
32
Integrated Circuit Solution Inc.
DDR001
-
0B
1
1
/
10
/
2004
相關(guān)PDF資料
PDF描述
IC43R16160-5TG 4M x 16 Bit x 4 Banks (256-MBIT) DDR SDRAM
IC43R16160-6T 4M x 16 Bit x 4 Banks (256-MBIT) DDR SDRAM
IC43R16160-6TG 4M x 16 Bit x 4 Banks (256-MBIT) DDR SDRAM
IC43R16160-7T 4M x 16 Bit x 4 Banks (256-MBIT) DDR SDRAM
IC43R16160-7TG 4M x 16 Bit x 4 Banks (256-MBIT) DDR SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IC43R16160-5TG 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:4M x 16 Bit x 4 Banks (256-MBIT) DDR SDRAM
IC43R16160-6T 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:4M x 16 Bit x 4 Banks (256-MBIT) DDR SDRAM
IC43R16160-6TG 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:4M x 16 Bit x 4 Banks (256-MBIT) DDR SDRAM
IC43R16160-7T 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:4M x 16 Bit x 4 Banks (256-MBIT) DDR SDRAM
IC43R16160-7TG 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:4M x 16 Bit x 4 Banks (256-MBIT) DDR SDRAM